Technical Manual COMPONENTS GUIDE

015-000028-03

DATA GENERAL TECHNICAL MANUAL

COMPONENTS GUIDE

Ordering No. 015-000028-03
© Data General Corporation 1975
All Rights Reserved.
Printed in the United States of America
Rev. 03, October 1975

	DGC NO. SERIES
INTEGRATED CIRCUITS	100'S
SEMICONDUCTORS	101'S
RESISTORS	102'S
CAPACITORS	103'S
TRANSFORMERS AND COILS	104'S
SWITCHES AND RELAYS	110'S
CONNECTORS	111'S
FUSES AND CIRCUIT BREAKERS	
INDICATORS AND BULBS	114'5
MOTORS, BLOWERS AND FANS	116'S
CRYSTALS	121'S
	.2.0

NOTICE

DATA GENERAL CORPORATION (DGC) HAS PREPARED THIS MANUAL FOR INFORMATION PURPOSES ONLY. DGC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT NOTICE IN THE SPECIFICATIONS AND MATERIALS CONTAINED HEREIN AND SHALL NOT BE RESPONSIBLE FOR ANY DAMAGES CAUSED BY RELIANCE ON THE MATERIALS PRESENTED, INCLUDING BUT NOT LIMITED TO TYPOGRAPHICAL OR ARITHMETIC ERRORS, COMPANY POLICY AND PRICING INFORMATION.

The purpose of this manual is to provide part number identification of components used in Data General equipment. Pin connections, logic diagrams, truth tables and functional descriptions are included in the Integrated Circuits section. In the Circuit Modules section, pin connections and block diagrams are furnished.

It is not the purpose of this manual to provide manufacturers' specifications or circuit parameters.

TABLE OF CONTENTS

Page INTEGRATED CIRCUITS I-1 Numerical Index I-ii Functional Index I-xiii SEMICONDUCTORS - TRANSISTORS/DIODES/RECTIFIERS...... II-1III-1 IV-1 TRANSFORMERS AND COILS V-1 SWITCHES AND RELAYS..... VI-1CONNECTORS VII-1 ISES AND CIRCUIT BREAKERS VIII-1 CORS AND BULBS IX-1 BLOWERS AND FANS X-1 CIRCUIT MODULES XI-1 Numerical Index XI-1 CRYSTALS XII-1

NUMERICAL INDEX

INTEGRATED CIRCUITS

DGC Part	Functional Decemention
Number	Functional Description
10000001	PNP Quad Core Driver
100000002	16 Diode Array
100000003	"Quad 2-Input NAND Gate
100000004	Triple 3-Input NAND Gate
100000005	Duat 4-Input NAND Gate
100000006	Dual Extendable AND-OR-INVERT Gates
100000007	8-Input NAND Gate
100000008	Single Extendable AND-OR-INVERT Gates
100000009	Dual 4-Input NAND Gate
100000011	Dual J-K Flip-Flop
100000012	4-Bit Shift Register
100000013	One-of-Ten Decoder
100000015	Retriggerable Monostable Multivibrator
100000016	16-Bit Coincident Select Read-Write Memory
100000017	Dual D-Type Edge-Triggered Flip-Flop
100000019	Quad 2-Input NAND Interface Gate
100000020	Hex Inverter
≵00 000021	4-Bit Binary Full Adder (Look Ahead Carry)
100000023	Dual Pulse Shaper-Delay AND Gate
100000024	Dual Differential Amplifier
100000026	Precision Voltage Regulator
100000028	4-Bit Binary Counter/Storage Element
100000036	Quad 2-Input NAND Gate
100000038	BCD Decade Counter/Storage Element
100000039	Dual Extender AND-OR-INVERT Gates
100000040	Dual 4-Input NAND Gate
100000041	NPN Quad Core Driver
100000042	4-Bit Shift Register
100000043	Arithmetic Logic Element
100000044	3-Input, 4-Bit Digital Multiplexer
100000045	Quad 2-Input NOR Gate
100000046	Quad 2-Input NAND Gate
100000047	4-Bit Binary Counter
100000048	Dual Four-Input Multiplexer

DGC Part Number	Functional Description
100000049	Expandable 4-Input AND-OR-INVERT Gate
100000050	4-Bit Bistable Latches
100000052	Dual Sense Amplifier
100000053	Dual J-K Flip-Flop
100000057	2-Input, 4-Bit Digital Multiplexer
100000059	High Speed Differential Comparator
100000060	Dual Comparator
100000061	Quad 2-Input NOR Gate
100000062	Differential Video Amplifier
100000063	Quad 2-Input OR Gate
100000066	Dual 4-Input Positive-NAND Schmitt Trigger
100000067	8-Bit Odd/Even Parity Generator/Checker
100000068	Quadruple 2-Input Exclusive-OR Gate
100000069	Single 7-Input NOR Gate
100000070	Dual 4-Input NOR Gate
100000071	Hex Inverter
100000072	Quad 2-Input OR Gate
100000073	Triple 3-Input NAND Gate
100000074	64-Bit Random Access Memory
100000075	8-Input Multiplexer
100000076	Hex Inverter
100000077	BCD-To-Decimal Decoder-Driver
100000078	Quadruple 2-Input Positive-NAND Buffer with Open-Collector Outputs
100000079	Memory Driver with Decode Inputs
100000080	Presettable High Speed Binary Counter
100000081	Quadruple 2-Input Positive-NAND Buffer
100000082	Quad D Type Flip-Flop
100000083	2-Input, 4-Bit Digital Multiplexer
100000084	Arithmetic Logic Unit/Function Generator
100000085	4-By-4 Register File
100000086	Quad 2-Input Multiplexer
100000089	Quad 2-Input AND Gate
100000090	6-Input Hex Inverter
100000091	Hex Buffer/Driver with Open Collector High Voltage Outputs
100000092	Dual One-of-Four Decoder
100000093	Monolithic Dual Operational Amplifiers

DGC Part Number	Functional Description
100000094	Precision Voltage Regulator
100000095	256-Bit Bipolar Read Only Memory
100000096	256-Bit Bipolar Read Only Memory
100000098	Quad Hex Inverter
100000100	Look-Ahead Carry Generator
100000101	8-Bit Shift Register
100000102	256-Bit Read/Write Memory
100000103	Decoder/Driver
100000104	Dual D-Type Positive-Edge-Triggered Flip-Flops with Preset and Clear
100000105	Quad Line Receivers
100000106	Dual Retriggerable Resettable Monostable Multivibrator
100000107	Quad NOR Gate
100000108	2-Input, 4-Bit Digital Multiplexer
100000109	Buffer Register
100000111	Buffer Register
100000112	Dual 8-Bit Shift Register
200000114	Dual Voltage Controlled Multivibrator
100000115	Dual J-K Flip-Flop
100000116	Quadruple 2-Input Positive-NAND Buffer
100000117	Dual Peripheral Driver
100000118	Dual Sense Amplifier
100000119	Dual 4-Input Positive-AND Gate
100000120	Phase Locked Loop
100000121	CMOS Hex Inverter
100000122	Dual Line Receiver
100000123	Triple 3-Input NOR Gate
100000124	Quadruple Line Receiver
100000125	Buffer Register
100000126	Triple 3-Input AND Gate
100000127	Zero Voltage Switch
100000128	Up/Down 4-Bit Binary Counter
100000129	3-Input, 4-Bit Digital Multiplexer
100000130	Asynchronous Receiver/Transmitter
100000131	General Purpose Transistor Array
100000132	Dual Stereo Preamplifier
100000133	Hex Inverter
100000134	4-Bit Data Selector/Storage Register

DGC Part Number	Functional Description
100000135	4-Bit Bidirectional Universal Shift Register
100000136	8-Input Priority Encoder
100000137	8-Bit Position Scaler
100000140	256-Bit Bipolar Read Only Memory
100000141	256-Bit Bipolar Read Only Memory
100000142	256-Bit Bipolar Read Only Memory
100000143	BCD-To-Decimal Decoder/Driver
100000144	5-Bit Comparator
100000145	8-Bit Addressable Latch
100000146	Dual Line Driver
100000147	Dual 2-Line-To-4-Line Decoder/Demultiplexer
100000148	256-Bit Bipolar Read Only Memory
100000149	256-Bit Bipolar Read Only Memory
100000150	High Speed 64x7x5 Character Generator
100000151	Hex 40-Bit Static Shift Register
100000152	1024-Bit Recirculating Dynamic Shift Register
100000153	BCD Decade Counter
100000154	Dual Peripheral Driver
100000156	High Performance Operational Amplifier
100000157	High Speed Differential Comparator
100000158	Quadruple 2-Input Positive-NAND Gate
100000159	Hex Inverter
100000160	Dual J-K Edge-Triggered Flip-Flops
100000161	Divide-By-Twelve Counter (Divide-By-Two and Divide-By-Six)
100000162	Dual J-K Master/Slave Flip-Flop with Separate Clears and Clocks
100000164	256-Bit Bipolar Random Access Memory
100000165	Data Selector/Multiplexer with 3-State Outputs
100000166	Dual 4-Line-To-1-Line Data Selector/Multiplexer
100000167	Quadruple 2-Line-To-1-Line Data Selector/ Multiplexer
100000168	Dual 4-Line-To-1-Line Multiplexer
100000169	Arithmetic Logic Unit/Function Generator
100000170	Look-Ahead Carry Generator
100000171	16-Bit Multiple-Port Register File with 3-State Outputs
100000172	Dual J-K Negative-Edge-Triggered Flip-Flops with Preset and Clear
100000173	Dual 4-Input Positive-NAND 50 Ohm Line Driver

DGC Part Number	Functional Description
100000174	Positive-NAND Gate with Open-Collector Outputs
100000175	Quadruple 2-Input Positive-NAND Gate with Open-Collector Outputs
100000178	BCD-To-Decimal Decoder
100000180	High Speed 4-Bit Shift Register with Enable
100000181	Expandable 4-Wide AND-OR Gates
100000182	4-2-3-2-Input AND-OR-INVERT Gates
100000185	Decoder/Demultiplexer
100000186	8-Line-To-1-Line Data Selector/Multiplexer
100000187	Quadruple 2-Line-To-1-Line Data Selector/Multiplexer
100000188	Hex Inverter with Open-Collector Outputs
100000189	One-Of-Ten Decoder with Open Collector Output
100000190	High Speed Fully Decoded 256-Bit Random Access Memory
100000191	High Speed Fully Decoded 1024-Bit Read Only Memory
100000192	High Speed Electrically Programmable 1024-Bit Read Only Memory
* f00 000193	Timer
100000194	Quad MOS Clock Driver
100000195	8-Input Positive-NAND Gate
100000196	Quadruple 2-Input Positive-NOR Buffers with Open-Collector Outputs
100000197	Monostable Multivibrator
100000198	Synchronous 4-Bit Counter
100000199	Hex D-Type Flip-Flops with Clear
100000200	Quadruple D-Type Flip-Flops with Clear
100000201	Quadruple 2-Input Multiplexer with Storage
100000203	13-Input Positive-NAND Gate
100000204	Hex D-Type Flip-Flops with Clear
100000205	Quadruple D-Type Flip-Flops with Clear
100000206	4-Bit Quad Exclusive-NOR Gates
100000207	9-Bit Parity Generator and Checker
100000208	256-Bit Bipolar Programmable ROM (32x8 PROM)
100000211	16-Bit Associative-Content Addressable Memory
100000214	2048-Bit MOS LSI Random Access Memory
100000215	256-Bit Bipolar Read Only Memory
100000216	256-Bit Bipolar Read Only Memory
100000217	256-Bit Bipolar Read Only Memory
100000218	256-Bit Bipolar Read Only Memory

DGC Part Number	Functional Description
100000219	256-Bit Bipolar Read Only Memory
100000221	Expandable Dual 2-Wide 2-Input AND-OR Invert Gate
100000222	Dual Retriggerable Monostable Multivibrator with Clear
100000223	Decoder/Demultiplexer
100000224	16-Channel Analog Multiplexer Complementary MOS (CMOS)
100000225	8-Channel Differential Analog Multiplexer Complementary MOS (CMOS)
100000226	High Speed Fully Decoded 64-Bit Memory
100000227	Presettable High Speed Binary Counter
100000228	Dual Peripheral Driver
100000229	Dual Sense Amplifier
100000231	Dual Peripheral Driver
100000232	1024-Bit Field Programmable Bipolar PROM
100000233	Quadruple 2-Line-To-1-Line Data Selector/Multiplexer
100000234	4-Bit Bidirectional Universal Shift Register
100000235	Triple 3-Input Positive-NAND Gate
100000236	2-Input, 4-Bit Digital Multiplexer
100000237	Triple 3-Input Positive-AND Gate
100000238	Dual Peripheral Driver
100000240	Quadruple 2-Line-To-1-Line Data Selector/Multiplexer
100000241	256-Bit Read-Write Memory with 3-State Outputs
100000242	Four-Channel Programmable Amplifier
100000243	Wide Band, High Impedance Operational Amplifier
100000244	High Slew Rate F. E. T. Input Operational Amplifier
100000245	1024-Bit Bipolar Programmable ROM (256x4 PROM, Open Collector)
100000247	Dual Peripheral Driver
100000248	Sense Amplifier
100000249	Positive-NAND Gate
100000250	Quad Exclusive OR Gate
100000252	Up/Down BCD Decade Counter
100000255	256-Bit Bipolar Random Access Memory
100000256	1024-Bit Programmable Bipolar Read Only Memory
100000257	Dual D-Type Edge-Triggered Flip-Flop
100000258	256-Bit Bipolar (32x8) Electrically Programmable Read Only Memory
100000259	Triple 3-Input Positive-AND Gate with Open-Collector Outputs
100000260	Triple 3-Input Positive-NOR Gate

DGC Part Number	Functional Description
100000261	Phase Locked Loop
100000262	Quadruple 2-Input Positive-NOR Gate
100000263	BCD-To-Seven-Segment Decoder/Driver
100000264	Dual 4-Input Positive-NAND Buffer
100000265	Hex Schmitt-Trigger Inverter
100000266	64-Bit Random Access Read/Write Memory
100000267	Operational Amplifier
100000268	Dual Operational Amplifier
100000269	256-Bit Bipolar Read Only Memory
100000270	256-Bit Bipolar Read Only Memory
100000271	256-Bit Bipolar Read Only Memory
100000272	256-Bit Bipolar Read Only Memory
100000273	256-Bit Bipolar Read Only Memory
100000274	256-Bit Bipolar Read Only Memory
100000275	256-Bit Bipolar Read Only Memory
100000276	256-Bit Bipolar Read Only Memory
100000277	256-Bit Bipolar Read Only Memory
100000278	256-Bit Bipolar Read Only Memory
100000279	256-Bit Bipolar Read Only Memory
100000280	256-Bit Bipolar Read Only Memory
100000281	Quadruple 2-Input Positive-NAND Schmitt Trigger
100000282	2-Input, 4-Bit Digital Multiplexer
100000283	Low Power Dual Retriggerable Resettable Monostable Multivibrator
100000284	Hex Inverter with Open-Collector Outputs
100000287	9-Bit Odd/Even Parity Generator/Checker
100000290	Three-Terminal Negative Regulator
100000292	Voltage Comparator/Buffer
100000293	Operational Amplifier
100000294	Operational Amplifier
100000295	Dual Line Receiver
100000296	4-Bit Magnitude Comparator
100000297	Data Selector/Multiplexer
100000298	Dual Sense Amplifier
100000299	Dual Sense Amplifier

DGC Part Number	Functional Description
100000300	Dual D-Type Edge-Triggered Flip-Flop
100000301	Phase-Frequency Detector
100000304	Dual Line Driver
100000305	Dual 5-Input Positive-NOR Gate
100000306	Arithmetic Logic Unit/Function Generator
100000307	Memory Driver w/Decode Inputs
100000309	NAND Gate
100000310	Quadruple 2-Input NAND Gate
100000311	Quadruple 2-Input NAND Power Gate
100000312	10-Input NAND Gate
100000313	Dual J-K Flip-Flop w/Individual Clocks and Presets
100000314	Differential Video Amplifier
100000316	Dual F-K Flip-Flop w/Common Clocks and Clears
100000317	Triple 3-Input NAND Gate
100000318	Precision Voltage Regulator
100000319	High Performance Operational Amplifier
100000320	Operational Amplifier
100000321	Dual Retriggerable Resettable Monostable Multivibrator
100000322	Dual Differential Comparator
100000323	Dual 4-Input NAND Power Gate w/Expander
100000324	High Speed Differential Comparator
100000325	Dual Differential Amplifier
100000326	Differential Video Amplifier
100000327	Triple 3-Input Positive NAND Gate
100000330	Quadruple 2-Input Positive-NOR Gate
100000331	4-Bit Binary and Decade Counters
100000332	Channel Junction F. E. T.
100000333	Operational Amplifier
100000334	Triple 3-Input NAND Gate
100000337	8-Input Positive NAND Gate
100000338	Dual 4-Input Positive NAND Gate
100000339	Triple 3-Input Positive NAND Gate
100000340	Quadruple 2-Input Positive NAND Gate
100000341	Quadruple 2-Input Positive NOR Gate
100000342	Dual J-K Flip-Flop w/Preset and Clear
100000343	Dual Comparator
100000344	Operational Amplifier
100000347	256-Bit Bipolar (32x8) Electronically Programmable Read Only Memory

DGC Part	
Number	Functional Description
100000430	
10000404	1024-Bit Programmable Bipolar Read Only Memory
100000431	
100000432	
100000433	
100000434	· •
100000435	Dual 144-Bit Mask-Programmable Shift Register
100000437	1024-Bit Programmable Bipolar Read Only Memory
100000431	
100000438	256-Bit Bipolar (32x8) Electrically Programmable Read Only Memory
100000465	1024 x 1 Bit Bipolar RAM, Open-Collector
100000470	Voltage Comparator
100000472	Quadruple 2-Input Positive-NAND Gate
100000484	Three-Terminal Negative Regulator
100000485	256-Bit Bipolar (32x8) Electrically Programmable Read Only Memory
100000486	256-Bit Bipolar (32x8) Electrically Programmable Read Only Memory
100000487	MOS Clock Driver
100000491	1024-Bit Programmable Bipolar Read Only Memory
100000492	
100000493	
100000494	
100000495	
100000496	
100000497	
2,100000498	
00000499	256-Bit Bipolar Read Only Memory
10000500	
100000502	Dual Monostable Multivibrators w/Schmitt-Trigger inputs
100000504	Dual 2-Wide 2-Input AND-OR Invert Gate
100000505	Clock Driver
100000506	Sense Amplifier
100000508	Up/Down Decade Counter
100000509	BCD-To-Decimal Decoder
100000510	8-Bit Parallel-In Serial-Out Shift Register
100000511	8-Bit Serial-In Parallel-Out Shift Register Up/Down Binary Counter
100000512	Asynchronous Receiver/Transmitter
100000538	High-Speed 6-Bit Identity Comparator
100000541	8-Bit Parallel-Out Shift Register
100000542	Parallel-Load 8-Bit Shift Register
100000545	Quad Line Receiver
100000546	Quad MDTL Line Driver
100000581	Synchronous 4-Bit Counters
100000590	4096-Bit Random Access Memory
100000625	Dual Peripheral Driver
100000626	Dual Peripheral Driver
100000627	Dual Peripheral Driver
100000630	Quadruple 2-Input Positive-NAND Buffer W/Open-Collector Outputs

FUNCTIONAL INDEX INTEGRATED CIRCUITS ARITHMETIC ELEMENTS

	ARITHMETIC ELEMENTS
DGC Part Number	Function
100000021	4-Bit Binary Full Adder (Look Ahead Carry)
100000296	4-Bit Magnitude Comparator
100000144	5-Bit Comparator
10000068) 100000365)	Quadruple 2-Input Exclusive-OR Gate
100000250	Quad Exclusive-OR Gate
100000206	4-Bit Quad Exclusive-NOR Gate
100000067	8-Bit Odd/Even Parity Generator/Checker
100000207	9-Bit Parity Generator and Checker
100000287	9-Bit Odd/Even Parity Generator/Checker
100000100) 100000170)	Look Ahead Carry Generators
100000043	Arithmetic Logic Element
100000084) 100000169) 100000306)	Arithmetic Logic Units/Function Generators
	·.

CHARACTER GENERATOR

DGC Part Number	Function
100000150	High-Speed 64x7x5 Character Generator

COMMUNICATIONS CIRCUITS

DGC Part Number	Function	
100000024	Dual Differential Amplifier	
100000132	Dual Stereo Preamplifier	
100000062) 100000314) 100000326) 100000372)	Differential Video Amplifier	
100000325	Dual Differential Amplifier	
	· A	

COMPARATORS AND SENSE AMPLIFIERS

DGC Part Number	Function
10000060) 100000343)	Dual Comparator
100000059) 100000157)	High-Speed Differential Comparator
100000292	Voltage Comparator/Buffer
100000248	Sense Amplifier
100000052	Dual Sense Amplifier
100000118) 100000229) 100000298) 100000299)	Dual Sense Amplifiers
100000322	Dual Differential Comparator
100000470	Voltage Comparator
100000506	Sense Amplifier
100000540	High-Speed 6-Bit Identity Comparator

COUNTERS

DGC Part Number	Function
100000161	Divide-By-Twelve Counter (Divide-By-Two and Divide-By-Six)
100000080) 100000227)	Presettable High-Speed Binary Counter
100000153	BCD Decade Counter
100000047	4-Bit Binary Counter
100000038	BCD Decade Counter/Storage Element
100000028	4-Bit Binary Counter/Storage Element
100000198	Synchronous 4-Bit Counter
100000252) 100000384)	Up/Down BCD Decade Counter
100000128	Up/Down 4-Bit Binary Counter
100000358	35-MHz Presettable Decade and Binary Counters/Latches
100000377	Divide-By-Twelve Counter/Storage Element
100000331	4-Bit Binary Counter
100000391	Decade Counter
100000392	4-Bit Binary Counter
100000508	Up/Down Decade Counter
100000512	Up/Down Binary Counter
100000581	Synchronous 4-Bit Counters
	. .
	•

DECODERS/DEMULTIPLEXORS

DOG Di t	
DGC Part Number	Function
100000092	Dual One-Of-Four Decoder
100000013	One-Of-Ten Decoder
100000189	One-Of-Ten Decoder With Open Collector Output
100000178	BCD-To-Decimal Decoder
100000185) 100000223)	Decoders/Demultiplexors
100000147	Dual 2-Line-To-4-Line Decoder/Demultiplexor
100000077	BCD-To-Decimal Decoder/Driver
100000143	BCD-To-Decimal Decoder/Driver
100000263	BCD-To-Seven-Segment Decoder/Driver
10000079) 100000307)	Memory Driver With Decode Inputs
100000375	BCD-To-Decimal Decoder
100000509	BCD-To-Decimal Decoder

FLIP-FLOPS/LATCHES

DGC Part Number	Function
100000011	Dual J-K Flip-Flop
100000053	Dual J-K Flip-Flop
100000115	Dual J-K Flip-Flop
100000160	Dual J-K Edge-Triggered Flip-Flops
100000162	Dual J-K Master/Slave Flip-Flop With Separate Clears and Clocks
100000172	Dual J-K Negative-Edge-Triggered Flip-Flops With Preset and Clear
100000017) 100000257) 100000300)	Dual D-Type Edge-Triggered Flip-Flop
100000104	Dual D-Type Positive-Edge-Triggered Flip-Flops With Preset and Clea
100000082	Quad D-Type Flip-Flop
100000199	Hex D-Type Flip-Flop With Clear
100000200	Quadruple D-Type Flip-Flop With Clear
100000204	Hex D-Type Flip-Flop With Clear
100000205	Quadruple D-Type Flip-Flop With Clear
100000050) 100000387)	4-Bit Bistable Latches
100000145	8-Bit Addressable Latch
100000313	Dual J-K Flip-Flop, Individual Clocks and Presets
100000316	Dual J-K Flip-Flop, Common Clocks and Clears
100000342	Dual J-K Flip-Flop With Preset and Clear
	+ #

GATES/BUFFERS

	DGC Part Number	Function
935	100000089	Quad 2-Input AND Gate
	100000126	Triple 3-Input AND Gate
	100000237	Triple 3-Input Positive-AND Gate
	100000259	Triple 3-Input Positive-AND Gate With Open-Collector Outputs
	100000119	Dual 4-Input Positive-AND Gate
	100000023) 100000356) 100000357)	Dual Pulse Shaper-Delay AND Gate
	100000158) 100000340) 100000515)	Quadruple 2-Input Positive-NAND Gate
	100000036	Quad 2-Input NAND Gate
	100000046	Quad 2-Input NAND Gate
	100000003	Quad 2-Input NAND Gate
	100000073	Triple 3-Input NAND Gate
	100000004	Triple 3-Input NAND Gate
	100000235) 100000327) 100000339)	Triple 3-Input Positive-NAND Gate
	100000249) 100000374)	Positive-NAND Gate
	100000005) 100000009) 100000040)	Dual 4-Input NAND Gate
	100000007	8-Input NAND Gate
	100000195) 100000337)	8-Input Positive-NAND Gate
	100000203	13-Input Positive-NAND Gate
	100000175	Quadruple 2-Input Positive-NAND Gate With Open-Collector Outputs
	100000174	Positive-NAND Gate With Open-Collector Outputs
	100000019	Quad 2-Input NAND Interface Gate
	100000173	Dual 4-Input Positive-NAND 50 Ohm Line Driver
	100000281	Quadruple 2-Input Positive-NAND Schmitt Trigger
	100000066	Dual 4-Input Positive-NAND Schmitt Trigger
	100000116	Quadruple 2-Input Positive-NAND Buffer
	100000081	Quadruple 2-Input Positive-NAND Buffer
	100000264	Dual 4-Input Positive-NAND Buffer
	100000078	Quadruple 2-Input Positive-NAND Buffer With Open-Collector Outputs

GATES/BUFFERS (CONTINUED)

DGC Part Number	Function
100000063	Quad 2-Input OR Gate
100000072	Quad 2-Input OR Gate
100000045	Quad 2-Input NOR Gate
100000061	Quad 2-Input NOR Gate
100000262) 100000330) 100000341) 100000366)	Quadruple 2-Input Positive-NOR Gate
100000070	Dual 4-Input NOR Gate
100000107	Quad NOR Gate
100000123	Triple 3-Input NOR Gate
100000260	Triple 3-Input Positive-NOR Gate
100000069	Single 7-Input NOR Gate
100000196	Quadruple 2-Input Positive-NOR Buffer With Open-Collector Outputs
100000181	Expandable 4-Wide AND-OR Gate
100000182	4-2-3-2-Input AND-OR-INVERT Gate
100000008	Single Extendable AND-OR-INVERT Gate
100000221	Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gate
100000006	Dual Extendable AND-OR-INVERT Gate
100000049	Expandable 4-Input AND-OR-INVERT Gate
100000039	Dual Extender AND-OR-INVERT Gate
100000020) 100000071)	Hex Inverter
10000076	Hex Inverter
100000090	6-Input Hex Inverter
100000159	Hex Inverter
100000098	Hex Inverter
100000121	CMOS Hex Inverter
100000133	Hex Inverter
100000188) 100000284)	Hex Inverter With Open-Collector Outputs
100000265	Hex Schmitt-Trigger Inverter
100000305	Dual-5 Input Positive NOR Gate
100000399	Quadruple 2-Input Exclusive OR Gates W/Open-Collector Outputs
100000309	Hex Inverter
100000394	TTL-MOS Hex Inverter

DG-02038 and DG-02039

GATES/BUFFERS (CONTINUED)

DGC Part Number	Function
100000310	Quad 2-Input NAND Gate
100000393	Quad 2-Input TTL-MOS Interface Gate
100000311	Quad 2-Input NAND Power Gate
100000376	Dual 2-Wide 2-Input AND-OR-INVERT Gates (One Gate Expandable)
100000312	10-Input NAND Gate
100000363	Hex Inverter W/Expandable (open base) or Translator Inputs
100000317	Triple 3-Input NAND Gate
100000364	Quadruple 2-Input Positive NAND Gate W/Open-Collector Outputs
100000323	Dual 4-Input NAND Power Gate With Expander
100000360	Hex Inverter
100000334	Triple 3-Input NAND Gate
100000342	Dual J-K Flip-Flops W/Preset and Clear
100000338	Dual 4-Input Positive NAND Buffers
100000472	Quad 2-Input Positive-NAND Gate
100000630	Quad 2-Input Positive-NAND Buffer W/Open-Collector Outputs
A A	

INTERFACE ELEMENTS

DGC Part Number	Function
100000146	Dual Line Driver
100000117) 100000154) 100000238) 100000247) 100000228)	Dual Peripheral Drivers
100000231) 100000385)	Dual Peripheral Driver
100000194	Quad MOS Clock Driver
100000091	Hex Buffer/Driver With Open-Collector High Voltage Outputs
100000122	Dual Line Receiver
100000295	Dual Line Receiver
100000105	Quad Line Receivers
100000124	Quadruple Line Receiver
100000197	Monostable Multivibrator
100000015	Retriggerable Monostable Multivibrator
100000222	Dual Retriggerable Monostable Multivibrator With Clear
100000106) 100000321)	Dual Retriggerable Resettable Monostable Multivibrator
100000283	Low Power Dual Retriggerable Resettable Monostable Multivibrator
100000114	Dual Voltage Controlled Multivibrator
100000130) 100000536)	Asynchronous Receiver/Transmitter
100000304	Dual Line Driver
100000502	Dual Monostable Multivibrators W/Schmitt-Trigger Inputs
100000487	MOS Clock Driver
100000505	Clock Driver
100000545	Quad Line Receiver
100000546	Quad MDTL Line Driver
100000625	Dual Peripheral Driver
100000626	Dual Peripheral Driver
100000627	Dual Peripheral Driver
	÷

MEMORIES

DGC Part Number	Function
100000266	64-Bit Random Access Read/Write Memory
100000074	64-Bit Random Access Memory
100000226	High-Speed Fully Decoded 64-Bit Memory
100000164	256-Bit Bipolar Random Access Memory
100000190	High-Speed Fully Decoded 256-Bit Random Access Memory
100000255	256-Bit Bipolar Random Access Memory
100000241	256-Bit Read-Write Memory With 3-State Outputs
100000016	16-Bit Coincident Select Read-Write Memory
100000102) 100000103)	256-Bit Read/Write Memory and Decoder/Driver
100000214	2048-Bit MOD LSI Random Access Memory
100000211	16-Bit Associative-Content Addressable Memory
100000140) 100000141) 100000142) 100000148) 100000149) 100000215) 100000216) 100000217) 100000219) 100000270) 100000271) 100000273) 100000274) 100000275) 100000275) 100000276) 100000277) 100000277) 100000278) 100000278) 100000279) 100000279)	256-Bit Bipolar Read Only Memory
10000095) 10000096)	256-Bit Bipolar Read Only Memory
100000191	High-Speed Fully Decoded 1024-Bit Read Only Memory
100000208	256-Bit Bipolar Programmable ROM (32x8 PROM)
100000258	256-Bit Bipolar (32x8) Electrically Programmable Read Only Memory
100000256	1024-Bit Programmable Bipolar Read Only Memory
100000232	1024-Bit Field Programmable Bipolar PROM
100000245	1024-Bit Bipolar Programmable ROM (256x4 PROM, Open-Collector)
100000192	High-Speed Electrically Programmable 1024-Bit Read Only Memory
10000001	PNP Quad Core Driver
100000041	NPN Quad Core Driver
100000465	1024 x 1 Bit Bipolar RAM, Open-Collector
100000590	4096-Bit Random Access Memory

MULTIPLEXORS

DGC Part Number	Function
100000167) 100000187)	Quadruple 2-Line-To-1 Line Data Selector/Multiplexor
100000233) 100000240)	Quadruple 2-Line-To-1 Line Data Selector/Multiplexor
100000166	Dual 4-Line-To-1-Line Data Selector/Multiplexor
100000165	Data Selector/Multiplexor With 3-State Outputs
100000186	8-Line-To-1-Line Data Selector/Multiplexor
100000297	Data Selector/Multiplexor
10000057) 100000108)	2-Input, 4-Bit Digital Multiplexor
100000083	2-Input, 4-Bit Digital Multiplexor
100000236	2-Input, 4-Bit Digital Multiplexor
100000282	2-Input, 4-Bit Digital Multiplexor
100000129) 100000044)	3-Input, 4-Bit Digital Multiplexor
100000086	Quad Two-Input Multiplexor
100000201	Quadruple 2-Input Multiplexor With Storage
100000048	Dual Four-Input Multiplexor
100000075	Eight-Input Multiplexor
100000168	Dual 4-Line-To-1-Line Multiplexor
100000225	8-Channel Differential Analog Multiplexor Complementary MOS (CMOS)
100000224	16-Channel Analog Multiplexor Complementary MOS (CMOS)

OPERATIONAL AMPLIFIERS

DGC Part Numbers	Function
100000293	Operational Amplifier
100000294	Operational Amplifier
100000267	Operational Amplifier
100000156	High Performance Operational Amplifier
100000268	Dual Operational Amplifier
100000093	Monolithic Dual Operational Amplifier
100000242	Four Channel Programmable Amplifier
100000243	Wide Band, High Impedance Operational Amplifier
100000244	High Slew Rate F. E. T. Input Operational Amplifier
100000378	Monolithic Operational Amplifier
100000320	Monolithic Dual Operational Amplifier
100000333) 100000344)	Operational Amplifier

PHASE LOCKED LOOP

DGC Part Number	Function
100000261	Phase Locked Loop
100000120	Phase Locked Loop
	에 가장 보고 있는데 보고 있는데 이 사람들이 되었다.
İ	
	·
06-02044	<u> </u>

REGISTERS

	DGC Part Numbers	Function
	100000042	4-Bit Shift Register
	100000012	4-Bit Shift Register
	100000134	4-Bit Data Selector/Storage Register
	100000137	8-Bit Position Scaler
	100000085	4-By-4 Register File
	100000135) 100000234)	4-Bit Bidirectional Universal Shift Register
	100000101	8-Bit Shift Register
	100000111) 100000109) 100000125)	Buffer Registers
	100000112	Dual 8-Bit Shift Register
	100000151	Hex 40-Bit Static Shift Register
	100000152	1024-Bit Recirculating Dynamic Shift Register
	100000171	16-Bit Multiple-Port Register File With 3-State Outputs
	100000180	High-Speed 4-Bit Shift Register With Enable
	100000510	8-Bit Parallel-In Serial-Out Shift Register
	100000362	8-Bit Parallel-Out Serial-In Shift Register
1	100000511	8-Bit Serial-In Parallel-Out Shift Register
	100000367	4-By-4 Register Files W/3-State Outputs
	100000381	Dynamic Shift Register .
	100000383) 100000504)	Dual 2-Wide 2-Input AND-OR-INVERT Gates
	100000389	Parallel-Load 8-Bit Shift Register
1.	100000390	Quadruple 2-Input Positive-NAND Gate W/Open-Collector Outputs
	100000436	Dual 144-Bit Mask Programmable Static Shift Register
	100000541	8-Bit Parallel-Out Shift Register
	100000542	Parallel-Load 8-Bit Shift Register

SPECIAL FUNCTIONS

DGC Part Number	Function	
100000136 100000002 100000131	Eight-Input Priority Encoder 16 Diode Array General Purpose Transistor Array	
100000193 100000127	Timer Zero Voltage Switch	
		10.00
		:


VOLTAGE REGULATORS

DGC Part Number	Function
10000026) 10000094) 100000318)	Precision Voltage Regulator
100000290	Three-Terminal Negative Regulator
100000359) 100000380)	Positive Voltage Regulators
100000355	Three-Terminal Positive Regulator
100000484	Three-Terminal Negative Regulator
] < .	
Tality A	
	·
w 1	

100000001 **PNP Quad Core Driver** Pin Configuration

100000002


Logic Diagram



16 Diode Array

10000003

Pin Configuration



Quad 2-Input NAND Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

Gnd = Pin 7


Truth Table

All Inputs High = Low Out

Any Input Low = High Out

10000004

Pin Configuration



Triple 3-Input NAND Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$


Truth Table

All Inputs High = Low Out

Any Input Low = High Out

10000005 100000009 100000040

Pin Configuration



Dual 4-Input NAND Gate

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7


Truth Table

All Inputs High = Low Out

Any Input Low = High Out

The 100000009 device has higher input-output loading parameters than 100000005.

Logic Diagram



Dual Extendable AND-OR-INVERT Gates

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$


Truth Table

$$(2 \cdot 3) \cdot (4 \cdot 5) = \overline{6}$$

$$(\overline{2} + \overline{3}) + (\overline{4} + \overline{5}) = 6$$

Four extenders may be tied to these terminals.

Logic Diagram




8 - Input NAND Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Truth Table

Pin Configuration



Single Extendable AND-OR-INVERT Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Truth Table


$$(1 \cdot 13) \cdot (2 \cdot 3) \cdot (9 \cdot 10) \cdot (4 \cdot 5 \cdot 6) = \overline{8}$$

 $(1 + 13) + (2 + 3) + (9 + 10) + (4 + 5 + 6) = 8$

Four extenders (100000039) may be tied to these terminals.

10000005 10000009 10000040

Pin Configuration



Dual 4-Input NAND Gate

Logic Diagram/Pin Designations


 $V_{CC} = Pin 14$ Gnd = Pin 7

Truth Table

All Inputs High = Low Out
Any Input Low = High Out

The 100000009 device has higher input-output loading parameters than 100000005.

Functional Block Diagram



Dual J-K Flip-Flop

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Truth Tables
Synchronous Operation

В	Before Clock				Clock		
Out	puts	Inp	uts	Outputs			
One	Zero	J K		One	Zero		
L	H	L*	X	L	Н		
L	H	Н*	X	H	L		
Н	L	Х	L*	Н	L		
Н	\mathbf{L}	X	н*	L	H		


Asynchronous Operation

In	puts	Outputs			
s_{D}	$_{ m C_D}$	One	Zero		
L	L	H	Н		
L	H	H	L		
н	L	${f L}$	H		
Н	Н	Synchronous In- puts Control			


Synchronous Operation: The truth table defines the next state of the flip-flop after a Low to High transition of the clock pulse. The next state is a function of the present state and the J and K inputs as shown in the table.

The L* symbol means that input does not go High at any time while the clock is Low. The H* symbol means that the input is High at some time while the clock is Low. The X symbol indicates that the condition of that input has no effect on the next state of the flip-flop. The H and L symbols refer to steady state High and Low voltage levels, respectively.

Pin Configuration



Logic Symbol



4-Bit Shift Register

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Pin Nomenclature

PE	Parallel Enabl e (Active Low) Input
P_0, P_1, P_2, P_3	Parallel Inputs
J	First Stage J (Active High) Input
$\overline{\mathtt{K}}$	First Stage K (Active Low) Input
Ср	Clock Active High Going Edge Input
$\overline{ m MR}$	Master Reset (Active Low) Input
Q_0, Q_1, Q_2, Q_3	Parallel Outputs
$\overline{\mathrm{Q}_3}$	Complementary Last Stage Output

Truth Table For Serial Entry


J	K	Q_0 at $t_{(n+1)}$
L	L	L
L	H	Q _o at t _n (no change)
н	L	\overline{Q}_0 at t_n (toggles)
н	H	н

 \overline{PE} = High, \overline{MR} = High, (n+1) indicates state after next clock.


Data entry is synchronous with the registers changing state after each low to high transition of the clock. With the parallel enable low, the parallel inputs determine the next condition of the shift register. When the parallel enable input is high the shift register performs a one-bit shift to the right, with data entering the first stage flip-flop through \overline{JK} inputs. By tying the two inputs together D type entry is obtained.

The asynchronous active low master reset when activated overrides all other input conditions and clears the register.


Logic Symbol



Pin Configuration



Logic Diagram



One-Of-Ten Decoder

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Pin Names

 A_0 , A_1 , A_2 , A_3 = Addressed Inputs $\overline{0}$ to $\overline{9}$ = Outputs, Active LOW

Truth Table


A ₀ A ₁ A ₂ A ₃	ō	1	$\overline{2}$	3	4	5	6	7	8	9
LLLL	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
HLLL	н	\mathbf{L}	Н	Н	Н	Н	Н	Н	H	н
LHLL	н	Н	L	Н	Н	H	Н	H	H	н
HHLL	н	H	H	L	Н	H	Н	Н	H	н
LLHL	н	H	H	H	L	H	H	H	H	н
H L H L	н	H	H	H	Н	L	H	H	H	н
LHHL	н	H	H	Н	Н	Ή	\mathbf{L}	H	H	н
нннг	н	H	H	H	H	H	H	L	H	н
LLLH	Н	H	H	H	Н	Н	H	Н	L	H
HLLH	н	H	Н	H	H	H	Н	H	H	\mathbf{L}
LHLH	н	H	H	H	Η	H	Н	H	H	н
нньн	Н	H	H	H	H	H	H	H	H	н
LLHH	н	H	H	H	H	H	Н	H	H	н
ньнн	Н	H	Н	H	H	H	H	H	Н	H
L H H H	Н	H	H	H	H	Н	H	H	H	H
н н н н	Н	Н	H	Н	Н	H	H	Н	Н	Н

The 100000013 is a multipurpose decoder designed to accept four active HIGH BCD inputs and to provide ten mutually exclusive active LOW outputs, as shown by the logic symbol.


The logic design ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant A₃ input produces a useful inhibit function when the device is used as a one-of-eight decoder.

Pin Configuration



Logic Diagram



Retriggerable Monostable Multivibrator

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

Gnd = Pin 7

Triggering Truth Table

	Pin Numbers						
1	2	3	4	Operation			
H→L	H	H	Н	Trigger			
н	H→L	H	H	Trigger			
L	X	L→H	H	Trigger			
x	${f L}$	L→H	H	Trigger			
L	X	H	L→H	Trigger			
X	L	Н	L→H	Trigger			

T (trigger) =
$$(\overline{1} + \overline{2}) \cdot 3 \cdot 4$$

Change of T from FALSE to TRUE causes trigger.

 $H = HIGH \text{ voltage level } \gg V_{IH}$

 $L = LOW \text{ voltage } \leq V_{IL}$


L→H = transition from LOW to HIGH voltage level

H→L = transition from HIGH to LOW voltage level


X = Don't care (either HIGH or LOW voltage level)

This retriggerable monostable multivibrator provides an output pulse whose duration and accuracy is a function of external timing components.


This device has four inputs, two active HIGH and two active LOW. This allows a choice of leading edge or trailing edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the device and result in a continuous true output. Retriggering may be inhibited by tying the negation (Q) output to an active LOW input. Active pullups are provided on the outputs for good drive capability into capacitive loads.



Pin Configuration



Logic Diagram



Each square represents one bit of storage.

X,Y - Address

W - Write Input

S - Sense Output

16-Bit Coincident Select Read-Write Memory

Logic Diagram/Pin Designations

 $V_{CC} = Pin 4$ Gnd = Pin 10

This device is comprised of 16-bit, bit-oriented, non-destructive readout memory cells. These memory cells, organized as 16 words by one bit, are designed for high speed scratch-pad memory applications.


The memory cell consists of 16 RS flip-flops arranged in an addressable four-by-four matrix. The desired bit location is selected by raising the coincident X-Y address lines to a logic "H" level (>2.1 volts) and holding the non-selected address lines at logic "L" level (<0.7 volts). As many as four locations may be addressed simultaneously without destroying stored information. The stored data and its complement at the addressed bit location may be read at the output terminals. If the addressed bit location contains a "1", the $\overline{S_1}$ output will be LOW and the $\overline{S_0}$ output will be HIGH. If the addressed bit location contains a "0", the $\overline{S_1}$ output will be HIGH and the $\overline{S_0}$ output will be LOW.

Writing is accomplished by activating one of the write amplifiers. To write a "1", the desired bit location is addressed and the input of the "write one" (W_1) amplifier is raised to a HIGH level. To write a "0", the input of the "write zero" (W_0) amplifier is raised to a HIGH level.


The outputs are open-collector, which may be wired OR for word expansion. (The output transistors are off when none of the bits are selected.) An external resistor should be returned to V_{CC} to pull-up the wired OR outputs.

100000017 100000257 100000300

Pin Connections



Alternate Pin Connections



Dual D-Type Edge-Triggered Flip-Flop

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Function Table

	Inputs					
Preset	Clear	Clock	D	Q	\overline{Q}	
L	Н	X	X	Н	L	
Н	L	X	X	L	H	
L	L	X	X	Н*	H*	
Н	H	+	Н	Н	L	
Н	H	†	L	L	Н	
Н	Н	L	X	Q_0	\overline{Q}_0	

H = high level (steady state)

L = low level (steady state)

X = irrelevant


t = transition from low to high level

 Q_0 = the level of Q before the indicated input conditions were established.

* = This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

Note: The 100000300 is a Schottky device.

Pin Configuration



Quad 2-Input NAND Interface Gate

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$

Truth Table

v_{in}	$v_{\rm IN}$	v_{OUT}
L	L	Н
L	Н	Н
Н	L	Н
H	Н	L

Pin Configuration




Hex Inverter

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$


$$Gnd = Pin'$$

Pin Configuration



Logic Diagrams





4-Bit Binary Full Adder (Look Ahead Carry)

Logic Diagram/Pin Designations

 $V_{CC} = Pin 5$

Gnd = Pin 12

Truth Table

	INP	UT		OUTPUT					
				WHEN C ₀ = 0 WHEN			WHEN C ₀ = 1		
				9	C ₂ =	EN: 0	C ₂ = 1		
A ₁ /	B ₁ /	A ₂ /	B ₂ /	Σ_1	Σ_2	$c_2/$	Σ_1	Σ_2	C ₂ /
/A ₃	B_3	A ₄	/B4	\sum_{3}	⁄ε4	/c ₄	\sum_{3}	Σ4	/c ₄
0	0	0	0	0	0	0	1	0	0
1	0	0	0	1	0	0	0	1	0
0	1	0	0	1	0	0	0	1	0
1	1	0	0	0	1	0	. .1′	1	0
0	0	1	0	0	1	0	1	- 1	0
1	0	1	0	1	1	0	0	0	1
0	1	1	0	1	1	0	. 0	0	1
1	1	1	0	0	0	1.	1	0	1
0	0	0	1	0	1	0	1	1	0
1	0	0	1	1	1	0.	0	0	1
0	1	0	1	1	1	0	0	0	1
1	1	0	1	0	0	1	1	0	1
0	0	1	1	0		1	1	0	1
1	0	1	1	1	0	1	0	1	1
0	1	1	1	1	0	1 (0	1	1
1	1	1	1	0	1	1	1	1	1


Note:

Input conditions at A_1 , A_2 , B_1 , B_2 , and C_0 are used to determine outputs Σ_1 and Σ_2 , and the value of the internal carry C_2 . The values at C_2 , A_3 , B_3 , A_4 and B_4 are then used to determine outputs Σ_3 , Σ_4 and C_4 .


The 100000021 is a 4-Bit Binary Full Adder for adding two four bit binary numbers. A Carry Look Ahead circuit is included to provide minimum carry propagation delays.

100000023 100000356 100000357

Logic Diagram




Schematic




Dual Pulse Shaper-Delay AND Gate

Pin Configuration



Basic Circuit Schematic



Dual Differential Amplifier

Pin Designations


1.	Output B	8.	Source 2
2.	Output A	9.	Bias
3.	Input A	10.	Input D
4.	Input B	11.	Input C
5.	Reference	12.	Output C
6.	Source 1	13.	Output D
7	Ground	14	\mathbf{v}^+

The 100000024 is a dual high-frequency differential amplifier with associated constant current sources and biasing elements contained within a silicon monolithic epitaxial substrate. This device is intended for RF-IF amplifier service to beyond 100mHz. Circuit layout provides for connection as either a high-gain, common-emitter, common-base, cascade amplifier or a common-collector, common-base, differential amplifier. Automatic gain control may be applied to either circuit.


100000026 10000094 100000318

CURRENT LIMIT CURRENT SENSE INVERTING INPUT NON-INVERTING VREF Pin Configurations CURRENT LIMIT FREQUENCY COMPENSATION 7 VOUT VREF VC

Note: pin 5 is connected to case 100000026



Equivalent Circuit



Precision Voltage Regulator

The 100000026(Can) and 100000094,100000318(DIP) are monolithic voltage regulators, consisting of a temperature compensated reference amplifier, error amplifier, power series pass transistor and current limit circuitry. Additional NPN or PNP pass elements may be used when output currents exceeding 150mA are required. Provisions are made for adjustable current limiting and remote shutdown.

Logic Diagrams 100000038 CLOCK 1 CLOCK 2 DATA STROBE DATA STROBE DATA STROBE 113 RESET DATA OF THE PROPERTY OF THE PR

CLOCK 1 (8) (8) (8) (9) (12) (13) RESET (1) (13) (14) (14) (15) (16) (17) (18) (19) (19) (10) (10) (10) (10) (10) (10) (10) (10) (10) (10) (10) (10) (11) (11) (11) (11) (11) (12) (12) (13) (14) (15) (16) (17) (17) (17) (18) (18) (19) (

100000028

BCD Decade Counter/Storage Element 4-Bit Binary Counter/Storage Element

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7

The 100000038 Decade Counter and the 100000028 16-State Binary Counter are four-bit subsystems.

The Decade Counter can be connected in the BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode.

The Binary Counter may be connected as a divideby-two, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level.

Both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse; however, there is no restriction on the transition time since the individual binaries are levelsensitive.

V_{cc} 14 13 12 11 10 9 8


Pin Configuration


Quad 2-Input NAND Gate

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7





BCD Decade Counter/Storage Element 4-Bit Binary Counter/Storage Element

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7

The 100000038 Decade Counter and the 100000028 16-State Binary Counter are four-bit subsystems.

The Decade Counter can be connected in the BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode.


The Binary Counter may be connected as a divideby-two, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0* level.

Both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse; however, there is no restriction on the transition time since the individual binaries are levelsensitive.

Logic Diagram



Dual Extender AND-OR-INVERT Gates

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$

Truth Table


$$4 \cdot 5 \cdot 6 \cdot 8 = \overline{9}$$

$$\overline{4} + \overline{5} + \overline{6} + \overline{8} = 9$$

Extender for use with 100000006 and 100000008.

10000005 10000009 10000040

Pin Configuration



Dual 4-Input NAND Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Truth Table


All Inputs High = Low Out

Any Input Low = High Out


The 100000009 device has higher input-output loading parameters than 100000005.

100000041 NPN Quad Core Driver Pin Configuration

Pin Configuration



Logic Diagram



4-Bit Shift Register

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Truth Table

Control State	Load	Shift
Hold	0	0
Parallel Entry	1	0
Shift Right	0	1
Shift Right	1,	1

This 4-bit shift register has both a serial and a parallel data entry capability.

The data input lines are single-ended true input data lines which condition their specific register bit location after an enabled clocking transition. Since data transfer is synchronous with clock, data may be transferred in any serial/parallel input/output relationship.

 $\frac{This}{D_{out}}$ device provides a direct reset (R_D) and a


The internal design uses level sensitive binaries which respond to the negative-going clock transition. A buffer clock driver is included to minimize input clock loading.

Mode control logic is available to determine three possible control states. These register states are serial shift right mode, parallel enter mode, and no change or hold mode. These states accomplish logical decoding for system control. The control modes are shown in the truth table.


For applications not requiring the hold mode, the load input may be tied high and the shift input used as the mode control.

Note: The 100000520 is a Schottky device.


Pin Configuration



Logic Diagram



Functional Block Diagram




Arithmetic Logic Element

Logic Diagram/Pin Designations

$$V_{CC} = Pin 24$$

Gnd = Pin 12

Truth Table



This arithmetic logic element is a monolithic gate array incorporating four full-adders structured in a look-ahead mode. The device may be used as four mutually independent exclusive NOR or AND gates by proper addressing of the inhibit lines.


As a four-bit adder, this device permits high speed parallel addition of four sets of data and has both simultaneous addition on a character to character and on a bit to bit basis.

When true input variables are used, the true sum is formed at the f output. Inverted input variables produce the complement of the sum of the true variables.


The carry-outs available are: Internally Generated (C_G) , Propagated (C_p) and Ripple (C_R) .

Logic Diagrams

100000129 (Active Pull-up)



100000044 (Open Collector)



3-Input, 4-Bit Digital Multiplexer

Logic Diagram/Pin Designations

 $V_{CC} = Pin 24$

Gnd = Pin 12

Truth Table

1	Data Channel Input Select		Data	Output Enable	Data		
An	$\dot{\mathbf{B}}_{\mathbf{n}}$	c_n	s ₀	\$1	Complement	'044	Outputs
An	x	x	1	1	0	1	An
x	\mathbf{B}_{n}	x	0	1	0 .	1	Bn
x	x	$\mathbf{c}_{\mathbf{n}}$	1	0	0 :	1	C _n
x	x	x	0	0	. 0	1	0
An	x	x	1	1	1	.1	$\overline{\mathtt{A}}_{\mathtt{n}}$
x	$\mathbf{B}_{\mathbf{n}}$	x	0	1	1	1	$\overline{\overline{B}}_n$ $\overline{\overline{C}}_n$
x	x	$C_{\mathbf{n}}$	1	0	1,	1	\overline{C}_n
x	\mathbf{x}	x	0	0	1	1	1
x	x	x	x	x	x	0	1

X = Either state.


The 3-input, 4-bit multiplexer is a gating array whose function is analogous to that of a 4-pole, 3-position switch. Four bits of digital data are selected from one of three inputs. A 2-bit channel-selection code determines which input is to be active.

The data complement input controls the conditional complement circuit at the multiplexer output to effect either inverting or non-inverting data flow.

The 100000129 employs active output structures to effect minimum delays; the 100000044 utilizes bare collector outputs for expansion of input terms.

The 100000044 may be expanded by connecting its outputs to the outputs of another 100000044. Provision is made for use of a 3-bit code to determine which multiplexer is selected; thus, eight multiplexers may be commoned to effect a 4-pole, 24-position switch.

Pin Configuration



Quad 2-Input NOR Gate

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$

Truth Table

$v_{\rm IN}$	v_{iN}	V _{OUT}
н	H	L
Н	L	L
L	Н	L
L	L	H

Pin Configuration




Quad 2-Input NAND Gate


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

Gnd = Pin 7



Logic Diagrams



BCD Decade Counter-4 Bit Binary Counter

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Pin Names

PE..... Parallel Enable (Active LOW)

Input

Po, P1, P2, P3.. Parallel Inputs

CEP Count Enable Parallel Input

CET Count Enable Trickle Input

CP..... Clock (Active HIGH Going Edge) Input

MR Master Reset (Active LOW)
Input

 Q_0 , Q_1 , Q_2 , Q_3 .. Parallel Outputs

TC..... Terminal Count Outputs

Mode Selection

Mode Selection				
$\overline{ ext{PE}}$	CEP	CET	Mode	
L	L	L	Preset	
L	L	H	Preset	
L	Н	L	Preset	
L	H	Н	Preset	
H	L	L	No Change	
H	L	H	No Change	
H	Н	L	No Change	
H	H	H	Count	

 $\overline{MR} = HIGH$

Terminal Count Generation

	100000153	100000047	
CET	$(\mathbf{Q}_0\!\cdot\!\overline{\mathbf{Q}}_1\!\cdot\!\overline{\mathbf{Q}}_2\!\cdot\!\mathbf{Q}_3)$	$(Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3)$	TC
L	L	L	L
L	H	H	${f L}$
H	L	L	\mathbf{L}
H	Н	H	H

 $TC = CET \cdot Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot Q_3 \ (100000153)$

 $TC = CET \cdot Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 (100000047)$

Positive Logic:


H = HIGH Voltage Level

L = LOW Voltage Level

The 100000153 is a high speed BCD decade counter, and the 100000047 is a high speed binary counter. Both counters are fully synchronous with the clock pulse driving four master/slave flip-flops in parallel through a clock buffer. During the

Continued.

Continued



Logic Equations

 $\begin{array}{l} \text{Count Enable} = \text{CEP} \cdot \text{CET} \cdot \text{PE} \\ \text{TC for } 100000153 = \text{CET} \cdot \text{Q}_0 \cdot \overline{\text{Q}}_1 \cdot \overline{\text{Q}}_2 \cdot \text{Q}_3 \\ \text{TC for } 100000047 = \text{CET} \cdot \text{Q}_0 \cdot \text{Q}_1 \cdot \text{Q}_2 \cdot \text{Q}_3 \\ \text{Preset} = \overline{\text{PE}} \cdot \text{CP} + (\text{rising clock edge}) \\ \text{Reset} = \overline{\text{MR}} \end{array}$

Note: The 100000153 can be preset to any state but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will return to its normal sequence within two clock pulses.

. Y.

LOW to HIGH transition of the clock, the master is inhibited from further change. After the masters are locked out, data is transferred from the master to the slaves and reflected at the outputs. When the clock is HIGH, the masters are inhibited and the master/slave data path remains established. During the HIGH to LOW transition of the clock, the slave is inhibited from further change, followed by the enabling of the masters for the acceptance of data from the counting logic or the parallel entry logic.

The three control inputs, Parallel Enable (\overline{PE}) , Count Enable Parallel (CEP), and Count Enable Trickle (CET), select the mode of operation. When the conditions for counting are satisfied, the rising edge of a clock pulse will change the counters to the next state of the count sequence shown in the State Diagram. The Count Mode is enabled when CEP and CET inputs and \overline{PE} are HIGH.


These devices can be synchronously preset from the four Parallel inputs (P_{0-3}) when \overline{PE} is LOW. When the Parallel Enable and Clock are LOW, each master of the flip-flops is connected to the appropriate parallel input (P_{0-3}) and the slaves (outputs) are steady in their previous state. When the clock goes HIGH, the masters are inhibited and this information is transferred to the slaves and reflected at the outputs. The parallel enable input overrides both count enable inputs, presetting the counter when LOW.

Terminal count is HIGH when the counter is at terminal count (state 9 for 100000153 and state 15 for 100000047), and Count Enable Trickle is HIGH, as shown in the logic equations.


When LOW, the asynchronous master reset overrides all other inputs resetting the four outputs LOW.

Conventional operation, as shown in the Mode Selection table, requires that the mode control inputs (PE, CEP, CET) are stable while the clock is LOW.


Logic Symbol



Pin Configuration



Logic Diagram



Dual Four-Input Multiplexer

Logic Diagram/Pin Designations

 V_{CC} = Pin 16

Gnd = Pin 8

Pin Names

 $s_0, \ s_1 \ldots \ldots$ Common Select Inputs

Multiplexer A

plexer Output

Multiplexer B


Truth Table

Sel		Inputs			Out	puts	
s_0	s_1	I _{0a}	I _{1a}	I _{2a}	I3a	Za	\overline{z}_a
L	L	L	x	X	X	L	Н
L	$\mathbf L$	Н	X	X	\mathbf{x}	н	\mathbf{L}
Н	${f L}$	X	$\mathbf L$	\mathbf{x}	X	L	H
H	${f L}$	X	H	X	X	Н	\mathbf{L}
L	H	X	X	\mathbf{L}	X	L	H
L	H	X	X	H	X	Н	\mathbf{L}
H	H	X	X	X	${f L}$	L	H
H	Н	X	X	X	\mathbf{H}	H	L
s_0	s_1	I _{0b}	I _{1b}	I _{2b}	I_{3b}	Zb	$\overline{\mathrm{Z}}_{\mathrm{b}}$
L	L	L	X	X	X	L	Н
L	${f L}$	H	X	X	X	Н	\mathbf{L}
H	\mathbf{L}	X	$\mathbf L$	X	X	L	H
Н	L	X	H	X	X	H	\mathbf{L}
L	H	X	X	${f L}$	X	L	H
L	H	X	X	H	X	Н	\mathbf{L}
Н	H	X	X	X	L	\mathbf{L}	H
H	H	X	X	X	H	H	L

L = LOW Voltage Level
H = HIGH Voltage Level
X = Either HIGH or LOW
Logic Level

The 100000048 is a monolithic, high speed, Dual Four-Input Multiplexer circuit, consisting of two multiplexing circuits with common input select logic. Each circuit contains four inputs and fully buffered complementary outputs. This device can generate any two functions of three variables. It may be cascaded to multiple levels so that any number of lines can be multiplexed on to a single output bus.

Pin Configuration



Expandable 4-Input AND-OR-INVERT Gate

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Both expander inputs are used simultaneously for expanding. If expander is not used, leave X and \overline{X} pins open.

Positive logic: Y = (ABCD) + (EFGH) + (X)

100000387

Pin Configuration



4-Bit Bistable Latches

Logic Diagram/Pin Designations

 $V_{CC} = Pin 5$


Gnd = Pin 12

Function Table (Each Latch)

Inp	Inputs		Ouputs	
D	G	Q	Q	
L	Н	L	Н	
н	H	Н	L	
x	L	Q_0	$\overline{\mathtt{Q}}_0$	

These latches are suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high, and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

Pin Configuration



Dual Sense Amplifier

Logic Diagram/Pin Designations

 $V_{CC1} = Pin 16$

 $V_{CC2} = Pin 8$

Gnd 1 = Pin 9

Gnd 2 = Pin 13

Truth Table

 $IN_A \cdot STROBE A = OUT A$

 $\overline{\text{IN}}_{A} \cdot \text{STROBE A} = \overline{\text{OUT A}}$

 $IN_B \cdot STROBE B = OUT B$

 \overline{IN}_{B} · STROBE B = \overline{OUT} , B

Dual J-K Flip-Flop


Logic Diagram/Pin Designations

 V_{CC} = Pin 14 Gnd = Pin 7

Truth Table


J	К	Q_N	Q_{N+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	О	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Logic Diagram



*Loading Max. Shown in Parenthesis

Logic Diagram



2-Input, 4-Bit Digital Multiplexer

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$

Truth Table

Select Lines		Outputs	
S ₀	s_1	f _n (0, 1, 2, 3)	
0	0	B _n	
0	1	B_n	
1	0	$\overline{\mathbf{A}}_{\mathbf{n}}$	
1	1	1	

The 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing TTL circuit structures. The 100000108 features a bare-collector output to allow expansion with other devices.


The multiplexer is able to choose from two different input sources, each containing 4 bits: $A = (A_0, A_1, A_2, A_3)$; $B = (B_0, B_1, B_2, B_3)$. The selection is controlled by the input S_0 , while the second control input, S_1 , is held at zero.

For conditional complementing, the two inputs $(A_n,\ B_n)$ are tied together to form the function TRUE/COMPLEMENT, which is needed in conjunction with added elements to perform Addition/Subtraction. Further, the inhibit state $S_0=S_1=1$ can be used to facilitate transfer operations in an arithmetic section.

100000059 100000157 100000324


Pin Configurations

100000059, 100000324



Note: Pin 4 connected to case.

100000157




High-Speed Differential Comparator

The 100000059, 100000324(CAN) and 100000157(DIP) are differential voltage comparators intended for applications requiring high accuracy and fact response times. Constructed on a single silicon chip, the devices are useful as a variable threshold Schmitt trigger, a pulse height discriminator, a voltage comparator in highspeed A/D converters, a memory sense amplifier or a high-noise immunity line receiver.

100000343

Pin Configuration


Dual Comparator



This device is a dual, differential voltage comparator intended primarily for core-memory sense amplifier applications. The device features high accuracy, fast response times, large input voltage range, low power consumption and compatibility with practically all integrated logic forms.

Dual-In-Line Package

When used as a sense amplifier, the threshold voltage can be adjusted over a wide range, almost independent of the integrated circuit characteristics. Independent strobing of each comparator channel is provided.



Pin Configuration V_{CC} 14 | 13 | 12 | 11 | 10 | 9 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7


Quad 2-Input NOR Gate

Logic Diagram/Pin Designations

 $V_{CC} = Pin 8$


Gnd = Pin 1

Pin Configuration Top View



100000062, 100000326

TO-116 DUAL IN-LINE




100000314, 100000372

100000314 100000372

Differential Video Amplifier

This device is a monolithic two-stage differential input, differential output video amplifier. Emitter follower outputs enable the device to drive capacitive loads and all stages are current-source biased to obtain high power supply and common mode rejection ratios. This device provides fixed gains of 10, 100, or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option.

Pin Configuration



Quad 2-Input OR Gate


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$

$$3 = 1 + 2$$

Pin Configuration



Dual 4-Input Positive-NAND Schmitt Trigger

Logic Diagram/Pin Designations


 V_{CC} = Pin 14

Gnd = Pin 7


NC = No internal connection

Positive logic: $Y = \overline{ABCD}$

Pin Configuration



Logic Diagram



8-Bit Odd/Even Parity Generator/Checker

Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

Truth Table

Inp	Inputs					
Σof 1's at 0 thru 7	Even	Odd	Σ Even	Σ Odd		
Even	1	0	1	0		
Odd	1	0	0	1		
Even	0	1	0	1		
Odd	0	1	1	0		
x	1	1	0	0		
Х	0	0	1	1		

X = irrelevant.

Pin Configuration



100000365

Quadruple 2-Input Exclusive-OR Gate

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: Y = A \theta B

Note: The 100000365 is a Schottky device.


Pin Configuration Vcc 14 13 12 11 10 9 8 1 2 3 4 5 6 7

Single 7-Input NOR Gate

Logic Diagram/Pin Designations

 $V_{CC} = Pin 8$

Gnd = Pin 1




Dual 4-Input NOR Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

$$Gnd = Pin 7$$

Pin Configuration




Hex Inverter

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

Gnd = Pin 7

$$Gnd = Pin 7$$




Quad 2-Input OR Gate

Logic Diagram/Pin Designations

 V_{CC} = Pin 8

Gnd = Pin 1

Pin Configuration




Triple 3-Input NAND Gate

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

$$Gnd = Pin 7$$

Logic Symbol



Pin Configuration



NOTE: PIN 1 is marked for orientation.

64-Bit Random Access Memory

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Truth Table

	Inputs		Outputs	Mode	
CS	$\overline{\mathbf{W}}$	$\mathbf{p_i}$	\overline{o}_{i}		
H H L L	L H L L	L H X L H	H L H H L D _i (t _{n-x})	No Selection) No Selection) No Selection Write "0" Write "1" Read	Note

H = HIGH Voltage Level

L = LOW Voltage Level

When the chip select $\overline{\text{CS}}$ input is HIGH and the Write Enable \overline{W} is LOW data is not written into the memory. However, the data outputs do follow the data inputs inverted.

The 100000074 is a 64-bit RAM, using Schottky diode clamped transistors. The memory is organized as a fully decoded 16-word memory of 4 bits per word. Memory expansion is provided by an active LOW Chip Select (CS) input and open collector OR tieable outputs. Chip selection for large memory systems can be controlled by active LOW output decoders.

An active LOW Write line (W) controls the writing/ reading operation of the memory. When the Chip Select and Write lines are LOW the information on the four Data Inputs, D₁ to D₄, is written into the addressed memory word.

Reading is performed with the Chip Select line LOW and the Write line HIGH. The information stored in the addressed word is read out on, the four inverting inputs, $\overline{0}_1$ to $\overline{0}_4$.


Whenever the write enable is LOW the four outputs of the memory follow the four data input lines inverted.

Any time the chip select is HIGH and the write enable is HIGH, all four outputs go HIGH.

Continued ...

Continued


Logic Diagram




15

Pin Configuration

14



Logic Diagram



Eight-Input Multiplexer

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Pin Names

 \underline{S}_0 , S_1 , S_2 ... Select Inputs

E..... Enable (Active LOW) Input

 $\underline{I_0}$ to $\underline{I_7}$ Multiplexer Inputs \underline{Z} Multiplexer Output

Z..... Complementary Multiplexer

Output

Truth Table

$\overline{\mathbf{E}}$	$\mathbf{s_2}$	S ₁	S ₀	10	I ₁	12	Ĩ3	I4	I5	16	17	\overline{Z}	\mathbf{z}
H	X	X	X	X	X	X	X	X	Х	X	X	н	L
L	L	\mathbf{L}	L	L	X	X	X	X	X	X	\mathbf{X}^{T}	н	L
L	L	L	L	Н	X	X	X	\mathbf{x}	X	X	X	L	H
L	L	L	H	X	\mathbf{L}	X	X	X	X	X	X	н	L
L	\mathbf{L}	L	Н	X	Н	X	X	X	X	\mathbf{x}	X	L	H
L	L	H	L	X	X	L	X	X	X	\mathbf{x}	X	н	L
L	L	Н	L	X	X	Н	\mathbf{X}	X	X	\mathbf{x}	X	L	Н
L	L	Н	Н	X	X	X	L	X	X	X	X	н	L
L	${f L}$	Н	H	X	X	X	H	X	X	X	X	L	H
L	H	L	\mathbf{L}	X	X	X	X	L	X	X	X	н	L
L	Н	L	\mathbf{L}	X	X	X	X	Н	X	X	X	L	Н
L	Н	L	Н	X	X	X	X	X	L	X	X	н	L
L	Н	L	Н	X	X	X	X	X	H	X	X	L	Н
L	Н	H	L	X	X	X	X	X	X	\mathbf{L}	X	н	Ļ
L	H	Н	${f L}$	X	X	X	X	X	X	Ή	X	L	Н
L	Н	H	Н	X	X	X	X	X	X	\mathbf{x}	L	н	Ľ
L	Н	Н	H	X	X	X	X	X	X	X	Н	L	Н

H = HIGH voltage level

L = LOW voltage level

X = Level does not affect output.

The 100000075 is a monolithic, high speed, eight-input digital multiplexer circuit. It can be used as a universal function generator to generate any logic function of four variables. It is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select Inputs, S_0 , S_1 and S_2 . Both assertion and negation outputs are provided. The Enable Input (E) is active LOW. When it is not activated the negation output is HIGH and the assertion output is LOW, regardless of all other inputs.

Continued ...


Continued

The logic function provided at the output is:

$$\begin{split} \mathbf{Z} &= \mathbf{E} \cdot (\mathbf{I}_0 \cdot \overline{\mathbf{S}}_0 \cdot \overline{\mathbf{S}}_1 \cdot \overline{\mathbf{S}}_2 + \mathbf{I}_1 \cdot \mathbf{S}_0 \cdot \overline{\mathbf{S}}_1 \cdot \overline{\mathbf{S}}_2 + \\ \mathbf{I}_2 \cdot \overline{\mathbf{S}}_0 \cdot \mathbf{S}_1 \cdot \overline{\mathbf{S}}_2 + \mathbf{I}_3 \cdot \mathbf{S}_0 \cdot \mathbf{S}_1 \cdot \overline{\mathbf{S}}_2 + \mathbf{I}_4 \cdot \overline{\mathbf{S}}_0 \cdot \\ \overline{\mathbf{S}}_1 \cdot \mathbf{S}_2 + \mathbf{I}_5 \cdot \mathbf{S}_0 \cdot \overline{\mathbf{S}}_1 \cdot \mathbf{S}_2 + \mathbf{I}_6 \cdot \overline{\mathbf{S}}_0 \cdot \mathbf{S}_1 \cdot \mathbf{S}_2 + \\ \mathbf{I}_7 \cdot \mathbf{S}_0 \cdot \mathbf{S}_1 \cdot \mathbf{S}_2). \end{split}$$

This device provides the ability, in one package, to select from eight sources of data or control information. Proper manipulation of the inputs can provide any logic function of four variables and its negation.

Pin Configurations



Hex Inverter


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

$$Gnd = Pin 7$$


Truth Table

Pin Configuration



Positive Logic: See Function Table

Functional Schematic



BCD-To-Decimal Decoder-Driver

Pin Designations

 $V_{CC} = Pin 5$

Gnd = Pin 12

Function Table						
	Inj	Output				
D	C	В	A	On*		
L	L	L	L	0		
L	L	$\mathbf L$	H	1		
L	L	H	\mathbf{L}	2		
L	L	H	H	3		
L	H	\mathbf{L}	L	4		
L	Η	L	H	5		
L	H	H	L	6		
L	H	H	H	7		
н	L	L	\mathbf{L}	8		
H	\mathbf{L}	${f L}$	H	9		
H	\mathbf{L}	H	\mathbf{L}	None		
Н	L	H	H	None		
Н	H	\mathbf{L}	L	None		
н	H	${f L}$	H	None		
н	H	H	\mathbf{L}	None		
H	H	H	Н	None		


H = high level; L = low level.

* All other outputs are off.

The 100000077 is a second-generation BCD-todecimal decoder designed specifically to drive cold-cathode indicator tubes.

Full decoding is provided for all possible input states. For binary inputs 10 through 15, all the outputs are off. Therefore, this device, combined with a minimum of external circuitry, can use these invalid codes in blanking leading- and/or trailing edge zeroes in a display. The ten high-performance, n-p-n output transistors have a maximum reverse current of 50 microamperes at 55 volts.

Pin Configuration



Quadruple 2-Input Positive-NAND Buffer With Open-Collector Outputs


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: $Y = \overline{AB}$

Pin Configuration



100000307

Memory Driver with Decode Inputs

Logic Diagram/Pin Designations

 $V_{CC} = Pin 13$

Gnd = Pin 8

Truth Table

	Inputs				Outputs					
Α	dd	res	s	Ti	mi	ng	Sink	Sou	rces	Sink
Α	В	С	D	E	F	G	W	X	Y	Z
0	0	1	1	1	1	1	On	Off	Off	Off
0	1	0	1	1	1	1	Off	On	Off	Off
1	1	0	0	1	1	1	Off	Off	On	Off
1	0	1	0	1	1	1	Off	Off	Off	On
x	X	X	X	0	X	X	Off	Off	Off	Off
x	X	X	X	х	0	X	Off	Off	Off	Off
x	X	X	X	X	X	0	Off	Off	Off	Off


Notes:

X = Logical 1 or logical 0.

Not more than one output is allowed to be On at one time: When all timing inputs are at a logical 1, two of the address inputs must be at a logical 0.

This monolithic memory driver with decode inputs is designed for use with magnetic memories. The device contains two 400 milliampere (source/sink) switch pairs, with decoding capability from four address lines. Two address inputs (B and C) are used for mode selection; i.e., source or sink. The other two address inputs (A and D) are used for switch-pair selection; i.e., output switch-pair Y/Z or W/X, respectively.

Logic Diagram



Presettable High Speed Binary Counter

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Truth Table

Input	A ₀	В ₀	C ₀	D ₀
0	0	0	0	0
1	1	0	0	0
2	0	1	· 0	0
3	1	1,,	0	0
4	0 :	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1 1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1


The 100000080 Presettable High Speed Binary Counter may be connected as a divide-by-two, four, eight or sixteen counter.

This device has strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. This unit is provided with a reset input which is common to all four bits. A "0" on the reset lines produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse.


Note: The 100000227 is a Shottky device.

Pin Configuration



The 100000081 is a NAND Gate with an open-collector output for "WIRE-AND" applications.

Schematic (Each Buffer)



Quadruple 2-Input Positive-NAND Buffer


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: $Y = \overline{AB}$

Logic Diagram



Quad D Type Flip-Flop

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8


Truth Table

Q	Q _{n-1}	Q_n
0	0	0
0 0	1	0
1 1	0	1
1	1	1

 Q_{n-1} = Time period prior to clock pulse.

 Q_n = Time period following clock pulse

Logic Diagram



2-Input, 4-Bit Digital Multiplexer

Logic Diagram/Pin Designations

$$V_{CC} = Pin 16$$

Gnd =
$$Pin 8$$

Truth Table


s_0	s ₁	fn
0	0	$\overline{\overline{\mathrm{B}}}$
1	0	Ā
0	1	$\overline{\mathrm{B}}$
1	1	1

This multiplexer has inverting data paths. It has open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as one hundred four-bit words can be multiplexed by using fifty of these devices in the WIRED-AND mode.

The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

10000084 100000169 100000306

Pin Configuration



Arithmetic Logic Units/Function Generators

Pin Designations

Designation	Pin Nos.	Function
A3, A2, A1, A0	19, 21, 23, 2	Word A Inputs
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs
$C_{\mathbf{n}}$	7	Inv. Carry Input
M	8	Mode Control Input
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs
A=B	14	Comparator Output
Р	15	Carry Propa- gate Output
C _{n+4}	16	Inv. Carry Output
G	17	Carry Gen- erate Output
v _{CC}	24	Supply Voltage
Gnd	12	Ground

These arithmetic logic units (ALU)/function generators have a complexity of 75 equivalent gates on a monolithic chip, and perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with 100000100 or 100000170, full carry look-ahead circuits, highspeed arithmetic operations can be performed. If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay is minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These devices will accommodate active-high or active-low data if the pin designations are interpreted as follows:

Continued....

100000084 100000169 100000306

Continued

Table 1

Selection	M = H Logic	Active-High Data M = L: Arithmetic Operations			
S3 S2 S1 S0		C _n = H (no carry)	Cn = L (with carry)		
LLLL	F = A	F = A .	F = A Plus 1		
LLLH	$F = \overline{A + B}$	F = A + B	F = (A + B) Plus 1		
LLHL	$F = \overline{A}B$	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ Plus 1}$		
LLHH	F = 0	F = Minus 1(2's Compl)	F = Zero		
LHLL	F = AB	$F = A Plus A\overline{B}$	F = A Plus AB Plus 1		
LHLH	$F = \overline{B}$	$F = (A + B) Plus A\overline{B}$	$F = (A + B) \text{ Plus } A\overline{B} \text{ Plus } 1$		
LHHL	F = A (+) B	F = A Minus B Minus 1	F = A Minus B		
L H H H	$F = A\overline{B}$	$F = A\overline{B}$ Minus 1	$F = A\overline{B}$		
HLLL	$F = \overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1		
HLLH	F = A + B	F = A Plus B	F = A Plus B Plus 1		
HLHL	F = B	$F = (A + \overline{B}) \text{ Plus } AB$	$F = (A + \overline{B}) \text{ Plus AB Plus 1}$		
ньнн	F = AB	F = AB Minus 1	`F = AB		
HHLL	F = 1	F = A Plus A*	F = A Plus A Plus 1		
ннгн	$F = A + \overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1		
HHHL	F = A - B	$F = (A + \overline{B}) \text{ Plus } A$	F = (A + B) Plus A Plus 1		
нннн	F = A	F = A Minus 1	F = A		

^{*} Each bit is shifted to the next more significant position.

Table 2

		Active-Low D	
Selection	M = H Logic	M = L; Arithr	netic Operations
S3 S2 S1 S0		C _n = L (no carry)	Cn = H (with carry)
L L L L	$F = \overline{A}$	F = A Minus 1	F = A
LLLH	F = AB	F = AB Minus 1	F = AB
LLHL	$\mathbf{F} = \overline{\mathbf{A}} - \mathbf{B}$	F = AB Minus 1	$F = A\overline{B}$
LLHH	F = 1	F = Minus 1(2's Comp)	F = Zero
LHLL	$F = \overline{A + B}$	$F = A Plus (A \cdot \overline{B})$	F = A Plus (A = B) Plus 1
LHLH	F = B	F = AB Plus (A + B)	F = AB Plus (A + B) Plus 1
LHHL	$F = \overline{A \odot B}$	F = A Minus B Minus 1	F = A Minus B
L н н н	$F = \Lambda + \overline{B}$	F = A - B	F - (A · B) Plus 1
HLLL	$F = \overline{A}B$	F = A Plus (A + B)	F = A Plus (A + B) Plus 1
HLLH	F = A 🕀 B	F = A Plus B	F = A Plus B Plus 1
HLHL	F = B	$F = A\overline{B} \text{ Plus } (A + B)$	$F = A\overline{B} Plus (A + B) Plus 1$
HLHH	F = A + B	F = A + B	F = (A + B) Plus 1
HHLL	F = 0	F = A Plus A*	F = A Plus A Plus 1
HHLH	$F = A\overline{B}$	F = AB Plus A	F = AB Plus A Plus 1
нннг	F - AB	F - AB Plus A	F = AB Plus A Plus 1
нннн	F = A	F = A	F = A Plus 1

^{*} Each bit is shifted to the next more significant position.

Pin No.	Active-high data Table 1	Active-low data Table 2
2	A ₀	$\overline{\mathtt{A}}_{0}$
1	В0	$\overline{\mathtt{B}}_{0}$
23	A ₁	$\overline{\mathtt{A}}_{1}$
22	В1	$\overline{\mathtt{B}}_{1}$
21	A ₂	$\overline{\mathtt{A}}_2$
20	В2	$\overline{\mathtt{B}}_2$
19	• A ₃	$\overline{\mathtt{A}}_3$
18	В3	$\overline{\mathtt{B}}_3$
9	$\mathbf{F_0}$	$\overline{\mathbf{F}}_0$
10	F ₁	$\overline{\mathtt{F}}_1$
11	${ t F}_2$	$\overline{\mathtt{F}}_2$
13	$\mathbf{F_3}$	$\overline{\mathtt{F}}_3$
7	$\overline{\mathrm{C}}_{\mathrm{n}}$	$C_{\mathbf{n}}$
16	\overline{C}_{n+4}	C_{n+4}
15	X	P
17	Y	G


Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

These devices can also be utilized as comparators. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with C_n = H when performing this comparison. The A = B output is opencollector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

Input C _n	Output C _{n+4}	(Figure 1) Active-high Data	(Figure 2) Active-low Data
H	Н	$A \leqslant B$	A ≽ B
H	${f L}$	A > B	A < B
\mathbf{L}	H	A < B	A > B
L	L	$A \geqslant B$	A ≪ B

100000084 100000169 100000306

Continued




These circuits have been designed to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR and OR functions.


ALU Signal Designations

These devices can be used with the signal designations of either Figure 1 or Figure 2. The logic functions and arithmetic operations obtained with the signal designations of Figure 1 are given in Table 1; those obtained with the signal designations of Figure 2 are given in Table 2.


Note: The 100000169 is a Schottky device.



Pin Configuration



Logic Diagram



4-By-4 Register File

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8


The 100000085 16-bit TTL register file is organized as 4 words of 4 bits each. Separate onchip decoding is provided for addressing the four word locations to either write-in or retrieve data; this permits simultaneous writing into one location and reading from another word location. The register file has a nondestructive readout in that data is not lost when addressed.

Four data inputs are available which are used to supply 4-bit words to be stored. Location of the word is determined by the write address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form; that is, if a high-level signal is desired from the output, a high-level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write enable input, Gw, is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read enable input, GR, is high, the data outputs are inhibited and remain high.


The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and drive high-sink-current, open-collector outputs. Up to 256 of these outputs may be wire-AND connected for increasing the capacity up to 1024 words. Any number of registers may be paralleled to provide n-bit word length.


Logic Symbol



Logic Diagram



Logic Diagram



Quad Two-Input Multiplexer

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Pin Names

Common Selected Input $\overline{\mathbf{E}}$ Enable (Active LOW)Inputs

 $\begin{array}{c} {\rm I}_{0a},\ {\rm I}_{1a},\ {\rm I}_{0b},\ {\rm I}_{1b}\) \\ {\rm I}_{0c},\ {\rm I}_{1c},\ {\rm I}_{0d},\ {\rm I}_{1d}\) \\ {\rm Z}_a,\ {\rm Z}_b,\ {\rm Z}_c,\ {\rm Z}_d \end{array}$ Multiplexer Inputs

Multiplexer Output

Truth Table

Enable	Select Input	Inputs	Output	
E S		I _{OX} I _{IX}	z_{X}	
Н	x	хх	L	
L	H	X L	L	
L	H	ХН	н	
L	L	L X	L	
L	L	H X	H	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Either HIGH or LOW Logic Level

The 100000086 Quad Two-Input Multiplexer consists of four multiplexing circuits with common select and enable logic; each circuit contains two inputs and one output. The Enable input (E) is active LOW. When not activated, all outputs (Z) are LOW regardless of other inputs.

The multiplexer is the logical implementation of a four-pole, two-position switch, with the position of the switch being set by the logic levels supplied to the one select input. The logic equations for the outputs follow:


$$Z_a = E \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S})$$

$$\mathbf{Z}_b = \mathbf{E} \cdot (\mathbf{I}_{1b} \cdot \mathbf{S} + \mathbf{I}_{0b} \cdot \overline{\mathbf{S}})$$

$$Z_c = E \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S})$$

$$z_d = E \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

Pin Configuration




Quad 2-Input AND Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$



6-Input Hex Inverter


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$


$$Gnd = Pin 7$$

Positive logic: $Y = \overline{AB}$

Pin Configuration



Schematic (Each Buffer/Driver)



Hex Buffer/Driver with Open Collector High Voltage Outputs

Logic Diagram/Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7


Positive logic: Y = A

The 100000091 has standard TTL inputs with non-inverted high voltage, high current open collector outputs for interface with MOS, lamps or relays.


Logic Symbol



Pin Configuration



Logic Diagram



Note: Only one Decoder shown.

Dual One-of-Four Decoder

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Pin Names

Truth Table Decoder 1 & 2

	Ē	A ₀	A ₁	ō	1	<u>2</u> .	3
ſ	L	L	L	L	H	H	Н
١	L	H	L	H	${f L}$	\mathbf{H}	H
1	L	L	H	H	H	${f L}$	Η
١	L	H	H	H	\mathbf{H}	Η	${f L}$
	H	X	X	H	H	H	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Level Does Not Affect Output


The 100000092 consists of two independent multipurpose decoders, each designed to accept two binary weighted inputs and provide four mutually exclusive active LOW outputs. Each decoder can be used as a 4-output demultiplexer by using the enable as a data input.

The active LOW outputs facilitate memory addressing for units such as the 100000211 associative memory.

10000093 Monolithic Dual Operational Amplifier Pin Configuration CASE 714]13]12]11 710 9] 9 10 8 [8


100000026 10000094 100000318

Pin Configurations




Note: pin 5 is connected to case

100000026




Equivalent Circuit



Precision Voltage Regulator

The 100000026(Can) and 100000094,100000318(DIP) are monolithic voltage regulators, consisting of a temperature compensated reference amplifier, error amplifier, power series pass transistor and current limit circuitry. Additional NPN or PNP pass elements may be used when output currents exceeding 150mA are required. Provisions are made for adjustable current limiting and remote shutdown.

Logic Diagram



256-Bit Bipolar ROM

Logic Diagram/Pin Designations


 $V_{CC} = Pin 16$

Gnd = Pin 8

These TTL 256-bit read only memories are organized as 32 words with 8 bits per word. The words are selected by five binary address lines with full word decoding incorporated on the chip. A Chip Enable input is provided for additional decoding flexibility, which will cause all eight outputs to go to the high state when the Chip Enable input is taken high.

The 100000095 and 100000096 are fully TTL or DTL compatible. The outputs are uncommitted collectors, which allows wired-AND operation with the outputs of other TTL or DTL devices.

Pin Configuration



Hex Inverter


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7


Truth Table

Any Input Low = High Out Any Input High = Low Out

Pin Configuration



Logic Diagram



Look-Ahead Carry Generators

Pin Designations

Designation	Pin Nos.	Function
G0, G1, G2, G3	3, 1, 14, 5	Active-Low Carry Generate Inputs
P0, P1, P2, P3	4, 2, 15, 6	Active-Low Carry Propagate Inputs
C _n	13	Carry Input
$C_{n+x}, C_{n+y},$ C_{n+z}	12, 11, 9	Carry Outputs
G	10	Active-Low Carry Generate Output
P	7	Active-Low Carry Propagate Output
v _{CC}	16	Supply Voltage
Gnd	8	Ground

Positive Logic:

$$\begin{array}{rcl} \mathbf{C}_{n+\mathbf{X}} &=& \overline{\mathbf{G}}_0 + \overline{\mathbf{P}}_0 \; \mathbf{C}_n \\ \mathbf{C}_{n+\mathbf{y}} &=& \overline{\mathbf{G}}_1 + \overline{\mathbf{P}}_1 \overline{\mathbf{G}}_0 + \overline{\mathbf{P}}_1 \overline{\mathbf{P}}_0 \mathbf{C}_n \\ \mathbf{C}_{n+\mathbf{z}} &=& \overline{\mathbf{G}}_2 + \overline{\mathbf{P}}_2 \overline{\mathbf{G}}_1 + \overline{\mathbf{P}}_2 \overline{\mathbf{P}}_1 \overline{\mathbf{G}}_0 + \overline{\mathbf{P}}_2 \overline{\mathbf{P}}_1 \overline{\mathbf{P}}_0 \mathbf{C}_n \\ \overline{\mathbf{G}} &=& \overline{\mathbf{G}}_3 (\overline{\mathbf{P}}_3 + \overline{\mathbf{G}}_2) (\overline{\mathbf{P}}_3 + \overline{\mathbf{P}}_2 + \overline{\mathbf{G}}_1) (\overline{\mathbf{P}}_3 + \overline{\mathbf{P}}_2 + \overline{\mathbf{P}}_1 + \overline{\mathbf{G}}_0) \\ \overline{\mathbf{P}} &=& \overline{\mathbf{P}}_3 \overline{\mathbf{P}}_2 \overline{\mathbf{P}}_1 \overline{\mathbf{P}}_0 \end{array}$$


These devices are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry and propagate-carry functions are provided as enumerated in the pin designation table above.

When used in conjunction with arithmetic logic units, 100000084 or 100000169, these generators provide high-speed carry look-ahead capability for any word length.


Carry input and output of the 100000084 or 100000169 are in their true form and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs, generate and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU.

Note: The 100000170 is a Schottky device.

Pin Configuration



Logic Diagram



8-Bit Shift Register

Pin Designations

 $V_{CC} = Pin 24$

Gnd = Pin 12

Truth Table

Ope	Operation of Mode Control			
Inp	uts			
s_1	s_0	Mode		
L	L	Inhibit Clock		
H	L	Shift Left		
L	H	Shift Right		
H	H	Parallel Load		

This 8-bit shift register contains 87 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs and a direct over-riding clear line. The register has four distinct modes of operation, namely:

Parallel (Broadside) Load

Shift Right (in the direction Q_A toward Q_H)

Shift Left (in the direction Q_H toward Q_A)


Inhibit Clock (do nothing)


Synchronous parallel loading is accomplished by applying the 8 bits of data and taking both mode control inputs, S_0 and S_1 , high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when \mathbf{S}_0 is high and \mathbf{S}_1 is low. Serial data for this mode is entered at the shift-right data input. When \mathbf{S}_0 is low and \mathbf{S}_1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

Logic Symbols






100000102

100000103

Connection Diagrams






100000102

100000103

Logic Diagram



O = PIN NUMBERS

256-Bit Read/Write Memory & Decoder/Driver

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Truth Table

	Bina To 10	ry Inp 00000:	ut 103	3 of 6 Code Output of 100000103 Input to 100000102 (L = O or X or Y)				100000102 Internal X or Y Address		
А3_	A2_	Λ1	A ₀	L ₀	L ₁	L ₂	L3	L4	L ₅	Row or Column
L	L	L	L	H	H	L	L	L	H	0
L	L	L	H	Н	L	H	L	L	H	1
L	L	H	L	Н	L	L	H	L	H	2
L	L	H	H	н	L	L	L	H	H	3
L	H	L	L	н	Н	Н	L	L	L	4
L	H	L	Н	Н	L	H	L	H	L	5
L	Н	H	L	н	Н	L	H	L	L	6
L	H	H	H	Н	L	L	H	Н	L	7
н	L	L	L	L	H	L	Н	L	Н	8
Н	L	L	Н	L	H	H	L	L	H	9
Н	L	H	L	L	L	L	H	Н	H	10
Н	L	Н	Н	L	L	Н	L	Н	Н	11
н	Н	L	L	L	Н	Н	Н	L	L	12
н	Н	L	Н	L	H	Н	L	Н	L	13
н	н	Н	L	L	H	L	Н	Н	L	14
н	Н	Н	Н	L	L	Н	Н	Н	L	15

Note: Enables on 100000103 must be LLHH.

Any other state on the enable inputs
causes the Decoder/Driver outputs to
go LOW, and addresses no internal
row or column in the 100000102 memory
matrix.

The 100000102 256-Bit Read/Write Memory and the 100000103 Decoder/Driver are components for use in high speed memory systems.

The 100000102 contains 256 bipolar storage cells arranged in a 16 by 16 format. Any one of the 256 cells may be accessed by supplying an address code on the X address inputs and the Y address inputs. Internal decoders decode the X and Y addresses into one of 16 rows and one of 16 columns in the matrix of storage cells. Data may be written into or read out from the cell lying at the intersection of the selected row and column.

The X and Y addresses supplied to the memory are partially decoded in a "3 of 6" code. Of the six X address lines and the six Y address lines there are always three lines HIGH and three

Continued

Continued

lines LOW. There are 20 such combinations, 16 are decoded by the internal row and column decoders. The four unused combinations of 3 of 6 will not select any row or column. If there are more than three lines HIGH in either the X or Y address, then multiple row or column selection will occur. The sixteen 3 of 6 codes used by the 100000102 memory are generated by the 100000103 decoder/driver.

Data enters and leaves the memory on a single input/output (I/O) line (pin 7). The I/O line is an open collector output, so many 100000102 I/O lines can be connected together in a wired-OR configuration. Input data must be applied to the I/O lines through an open collector gate. Each I/O line requires a pull-up resistor to V_{CC} . The magnitude of the pull-up resistor is determined by the number of memory I/O lines tied together. The I/O of the memory which is not addressed will be HIGH.

Read/Write selection is determined by the state of pin 9, the active HIGH write enable. When WE is HIGH, the data on the I/O line will be written into the selected address in the 100000102. When the Write Enable line is LOW, data will be read out of the addressed location.

The 100000103 is a partial decoder and driver for the 100000102. It accepts a 4-bit binary code on the address inputs (A_0-A_3) and produces a 3 of 6 code on the six output pins (O_0-O_5) . The decoder also features four separate enables, two active HIGH and two active LOW. All four enables must be active before the decoder will produce a 3 of 6 code. Since two of the enables are HIGH and two are LOW, it is possible to route two binary coded lines to four different 100000103's to get two additional bits of decoding with no extra packages.

Ordinarily in memory systems, 100000102 memory devices will be arranged in a matrix of rows and columns. Each column will store a particular bit and each row of 100000102's will be 256 words. A 100000103 driver will be used for each row and each column in the matrix. One 100000103 can drive up to 32 100000102 X or Y address lines. The usual driving scheme is to connect the four LSB's of address to each of the column decoders. The next four bits of address are connected to each of the row decoders. Additional address bits are decoded to the chip selects on the row decoders. Each column decoder drives the Y address lines on up to 32 100000102's in a column. Each row decoder drives the address lines on up to 32 100000102's in a row.

The Three of Six Code

The ''3 of 6" code used in the 100000102 and produced by the 100000103 is a trade-off between chip complexity and pin count. The simplest 256-bit memory chip would be a 16 by 16 matrix of storage cells, with all 16 rows and 16 column select lines brought off chip. The lowest pin count for a 256-bit memory chip would be achieved by fully decoded X and Y select lines, reducing the 32 lines of the simple scheme to only 8 lines. However, full binary decoding of the X and Y lines on chip significantly increases the complexity of the memory chip. The 100000102 and 100000103 are designed to gain the good features of both. alternatives. The 16 X and Y lines are decoded into 6 lines each, allowing the memory to fit into a 16-lead package and still keeping the memory chip fairly simple, since the 3 of 6 code does not require a complex decoder. The truth table shows the conversion of 4-bit binary to 3 of 6 code by the 100000103, and also the internal column or row selected by the 3 of 6 to 1 of 16 decoder inside the memory.

Code Conversion Equations

$$O_{0} = \overline{A_{3}}$$

$$O_{1} = (\overline{A_{1} + A_{0}}) (\overline{A_{3} + A_{1}}) (\overline{A_{2} + A_{0}})$$


$$O_{2} = (\overline{A_{1} + \overline{A_{0}}}) (\overline{A_{3} + \overline{A_{0}}}) (\overline{A_{2} + \overline{A_{1}}})$$

$$O_{3} = (\overline{A_{1} + A_{0}}) (\overline{A_{3} + A_{0}}) (\overline{A_{2} + \overline{A_{1}}})$$

$$O_{4} = (\overline{A_{1} + \overline{A_{0}}}) (\overline{A_{3} + \overline{A_{1}}}) (\overline{A_{2} + \overline{A_{0}}})$$

$$O_{5} = \overline{A_{2}}$$

Pin Configuration



Dual D-Type Positive-Edge-Triggered Flip-Flops With Preset and Clear

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

Gnd = Pin 7

Function Table

	Outp	uts			
Preset	Clear	Clock	D	Q	\overline{Q}
L	Н	X	X	H	L
Н	L	X	X	L	H
L	L	X	X	Н*	Н*
H	H	†	Н	н	L
н	H	t	\mathbf{L}	L	Н
Н	H	L	X	Q_0	\overline{Q}_0

H = high level (steady state)

L = low level (steady state)


X = irrelevant


† = transition from low to high level


Q₀= the level of Q before the indicated input conditions were established.


* = This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.


Logic Diagram













Quad Line Receivers

Pin Configuration



Logic Diagram



100000321

Dual Retriggerable Resettable Monostable Multivibrator

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Triggering Truth Table

P	in Numl		
5(11)	4(12)	3(13)	Operation
H→L	L	Н	Trigger
Н	L→H	H	Trigger
х	X	L	Reset

 $H = HIGH Voltage Level \geqslant V_{IH}$

X = Don't Care


H→L = HIGH to LOW Voltage Level transition

 $L\rightarrow H = LOW$ to HIGH Voltage Level transition

The Dual Retriggerable, Resettable Monostable Multivibrator provides an output pulse whose duration and accuracy is a function of external timing components.

This device has two inputs per function, one active LOW and one active HIGH. This allows leading edge or trailing edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the device and result in a continuous true output. The output pulse may be terminated at any time by connecting the reset pin to a logic level LOW. Retriggering may be inhibited by tying $\overline{\mathbb{Q}}$ output to an active level LOW input or the \mathbb{Q} output to the active level HIGH input.

Pin Configuration




Quad NOR Gate

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

The 100000107 consists of three 2-input and one 4-input NOR gates. The NOR gate produces a Low output if any of the inputs are High.

Logic Diagram



2-Input, 4-Bit Digital Multiplexer

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Truth Table

Select	Lines	Outputs
s ₀	S ₁	f _n (0, 1, 2, 3)
0	0	B _n
0	1	$\mathbf{B}_{\mathbf{n}}$
1	0	$\overline{\mathtt{A}}_{\mathtt{n}}$
1	1	1


The 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing TTL circuit structures. The 100000108 features a bare-collector output to allow expansion with other devices.


The multiplexer is able to choose from two different input sources, each containing 4 bits: $A = (A_0, A_1, A_2, A_3)$; $B = (B_0, B_1, B_2, B_3)$. The selection is controlled by the input S_0 , while the second control input, S_1 , is held at zero.

For conditional complementing, the two inputs $(A_n,\ B_n)$ are tied together to form the function TRUE/COMPLEMENT, which is needed in conjunction with added elements to perform Addition/Subtraction. Further, the inhibit state $S_0=S_1=1$ can be used to facilitate transfer operations in an arithmetic section.


Logic Diagrams

100000111, 100000382





100000125



100000111 100000382

Buffer Registers

Logic Diagram/Pin Designations

 $V_{CC} = Pin 24$

Gnd = Pin 12

Truth Tables

Dual 5-Bit Buffer Registers Nos. 100000111 and 100000382

D _n	Q_{n+1}
1	1
0	0

10-Bit Buffer Register No. 100000109

$\mathbf{D}_{\mathbf{n}}$	$\overline{ ext{RESET}}$	Q_{n+1}
1	1	1
0	1	0

10-Bit Buffer Register-Inverted Inputs No. 100000125

D _n	RESET	Q _{n+1}
0	1	1
1	1	0


Notes:

 $\overline{RESET} = 0 \Rightarrow Q = 0$ (overrides clock). n is time prior to clock. n+1 is time following clock.


These buffer registers are arrays of ten clocked "D" flip-flops. The flip-flops are arranged as a dual 5 array (100000111 & 100000382) and single 10 arrays with reset (100000109 and 100000125).

The 100000111, 100000382 and 100000109 have true ''D'' inputs. The logic state presented at these ''D'' inputs will appear at the Q outputs after a negative transition of the clock. The 100000125 has complementing ''D'' inputs (''\bar{D}''). The logic state presented at these ''\bar{D}'' inputs will invert and appear at the Q outputs after a negative-going transition of the clock. The complementing input (''\bar{D}'') permits the use of standard AND-OR-IN-VERT gates to achieve the AND-OR function without additional gate delays.

Logic Symbol



Pin Configuration



Dual 8-Bit Shift Register

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Pin Names

Dg..... Data Select Input

Do, D1.... Data Inputs

CP.....Clock (Active HIGH) Going Edge Input

Common (Pin 9)

Separate (Pins 7 and 10)

MR..... Master Reset (Active LOW) Input

Q7Last Stage Output

 $\overline{\overline{Q7}}$ Complementary Output

Truth Table Shift Selection

D_S	D ₀	$\overline{\mathrm{D_1}}$	$Q_7 (t_{n+8})$
L L H	L H X X	X X L H	L H L H

n+8 = Indicates state after eight clock pulse.

L = LOW voltage level

H = HIGH voltage level

X = Either HIGH or LOW voltage level

This device is a high speed serial storage element providing 16 bits of storage in the form of two 8-bit registers that will shift at greater than 20 MHz rates. The multi-functional capability of this device is provided by several features: 1) Additional gating is provided at the input to both shift registers so that the input is easily multiplexed between two sources. 2) The clock of each register may be provided separately or together. 3) Both the true and complementary outputs are provided from each 8-bit register, and both registers may be master cleared from a common input.

The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flipflops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW to HIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later

Continued...


change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH to LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock

inhibit inputs by applying a logic HIGH signal. Each 8-bit shift register has a two input multiplexer in front of the serial data input. The two data inputs, D0 and D1, are controlled by the data select input (DS) following the Boolean expression:


Serial data in: $SD = \overline{D}SD0 + DSD1$


An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all sixteen stages independently of any other input signal.

Logic Diagram



Functional Block Diagram





Dual Voltage Controlled Multivibrator


Pin Designations

V_{CC}: VCM = 1, 3 Output Buffer = 14

Gnd: VCM = 5, 9 Output Buffer = 7

External capacitor for frequency range determination.

Logic Diagram



Dual J-K Flip-Flop


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Truth Table

J	K	Q _n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	`1
1	1	. 1	0

Pin Configuration



Quadruple 2-Input Positive-NAND Buffer

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$


Positive logic: $Y = \overline{AB}$


100000228 100000247 100000238 100000154 100000117


Pin Configurations



100000247/100000238







Dual Peripheral Drivers

 $V_{CC} = Pin 8$ Gnd = Pin 4

Truth Tables

100000247 and 100000238

Positive logic: AB=X

A	В	Output X*
0	0	0
1	0	0
0	1	0
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000154

Positive logic: $\overline{AB}=X$

A	В	Output X*
0	0	1
1	0	1
0	1	1
1	1	0

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000117

Positive logic: A + B = X

A	В	Output X*
0	0	0
1	0	1
0	1	1
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000228


Truth Table

Α	В	X
0	. 0	1
0	1	0
1	0	0
1	1	0

These devices are general purpose dual peripheral drivers, each capable of sinking two independent 300mA loads to ground. In the off state (or with $V_{\rm CC}$ = 0V) the outputs will withstand 30V. Inputs are fully DTL/TTL compatible.

100000118 100000229 100000299

Pin Configuration



Dual Sense Amplifiers

Logic Diagram/Pin Designations

 $V_{CC+} = Pin 16$

 $V_{CC} = Pin 8$

Gnd 1 = Pin 9

Gnd 2 = Pin 13

NC = No internal connection

Positive logic: $W = \overline{AS}$

Truth Table


Inputs		Output
Α	S	W
Н	Н	L
L	X	Н
Х	L	Н

Definition of logic levels:

Input	Н	L	X
A*	$v_{ID} \geqslant v_{Tmax}$	$v_{ID} \leqslant v_{Tmin}$	Irrelevant
S	$v_{I} \geqslant v_{IHmin}$	$v_{I} < v_{ILmax}$	Irrelevant

* A is a differential voltage (V_{ID}) between A1 and A2. For these circuits, V_{ID} is considered positive regardless of which terminal is positive with respect to the other.

Pin Configuration



Dual 4-Input Positive-AND Gate


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$


$$Gnd = Pin 7$$

Positive logic: Y = ABCD

Pin Configuration



·Block Diagram



Phase Locked Loop


Pin Designations

- 1. Bias Reference Voltage
- 9. Demodulated FM Output (Open Emitter)
- 2. Phase Comparator Input #1
 - 10. De-emphasis (Auto Bandshaping)
- 3. VCO Output #1
- 11. RF Input #1
- 4. VCO Output #2
- 12. RF Input #2
- 5. VCO Timing Capacitor
- 13. Low Pass Loop Filter
- 6. VCO Timing Capacitor
- 14. Low Pass Loop Filter
- 7. Range Control
- 15. Phase Comparator Input #2
- 8. Negative Power Supply (Ground)
- 16. Positive Power Supply

The 100000120 Phase Locked Loop is a monolithic signal conditioner and demodulator system, comprising a VCO, phase comparator, amplifier and low pass filter.

The center frequency of the Phase Locked Loop is determined by the free running frequency of the VCO. This VCO frequency is set by an external capacitor. The low pass filter, which determines the capture characteristics of the loop, is formed by two capacitors and two resistors at the phase comparator output. This Phase Locked Loop has two sets of differential inputs, one for the FM/RF input and one for the phase comparator local oscillator input. Both sets of inputs can be used in either a differential or single-ended mode. The FM/RF inputs to the comparator are self-An internally regulated voltage source is provided to bias the phase comparator local oscillator inputs. The VCO output, at high level and in differential form, is available for driving logic circuits.

Pin Configuration



CMOS Hex Inverter


Logic Diagram/Pin Designations

$$V_{CC}$$
 = Pin 1

$$V_{DD} = Pin 16$$

$$Gnd = Pin 8$$

Pin Configuration



Dual Line Receiver

Logic Diagram/Pin Designations

 $V_{CC+} = Pin 14$

 $V_{CC-} = Pin 13$

Gnd = Pin 7


NC = No internal

connection

Truth Table

Differential Inputs A-B	Stro	bes	Output Y
$V_{ m ID}\geqslant 25{ m mV}$	LorH	LorH	Н
	LorH	L	H
$-25 \mathrm{mV} < \mathrm{V_{ID}} < 25 \mathrm{mV}$	L	LorH	Н
	Н	Н	Indeter- minate
	LorH	L	Н
$ m V_{ID} \leqslant -25 mV$	L	LorH	Н
	H	Н	L

Pin Configuration




Triple 3-Input NOR Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$

Pin Configuration



Quadruple Line Receiver

Logic Diagram/Pin Designations

$$V_{CC1} = Pin 15$$

$$V_{CC2} = Pin 16$$


Gnd =
$$Pin 8$$


Logic:
$$Y = \overline{A}$$

100000111 100000382


Logic Diagrams

100000111, 100000382





100000125



Buffer Registers

Logic Diagram/Pin Designations

 $V_{CC} = Pin 24$

Gnd = Pin 12

Truth Tables

Dual 5-Bit Buffer Registers Nos. 100000111 and 100000382

D _n	Q_{n+1}
1	1
0	0

10-Bit Buffer Register No. 100000109

D_n	RESET	Q_{n+1}
1	1	1 .
0	1	0

10-Bit Buffer Register-Inverted Inputs No. 100000125

D_n	RESET	Q_{n+1}
0	1	1
1	1	0


Notes:

 $\overline{RESET} = 0 \Rightarrow Q = 0$ (overrides clock). n is time prior to clock. n+1 is time following clock.

These buffer registers are arrays of ten clocked "D" flip-flops. The flip-flops are arranged as a dual 5 array (100000111 & 100000382) and single 10 arrays with reset (100000109 and 100000125).

The 100000111, 100000382 and 100000109 have true "D" inputs. The logic state presented at these "D" inputs will appear at the Q outputs after a negative transition of the clock. The 100000125 has complementing "D" inputs (" $\bar{\rm D}$ "). The logic state presented at these " $\bar{\rm D}$ " inputs will invert and appear at the Q outputs after a negative-going transition of the clock. The complementing input (" $\bar{\rm D}$ ") permits the use of standard AND-OR-IN-VERT gates to achieve the AND-OR function without additional gate delays.

Pin Configuration




Triple 3-Input AND Gate

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Positive logic: Y = ABC

Pin Configuration




Functional Block Diagram



Zero Voltage Switch


The 100000127 zero voltage switch is a monolithic integrated circuit designed to control a thyristor in a variety of AC power switching applications for AC input voltages of 24V, 120V, 208/230V and 277V at 50/60 and 400Hz. This switch incorporates four functional blocks:

- 1. Limiter-Power Supply -- permits operation directly from an AC line.
- Differential On/Off Sensing Amplifier -tests the condition of external sensors or command signals.
- 3. Zero-Crossing Detector -- synchronizes the output pulses of the circuit at the time when the AC cycle is at zero voltage point.
- Triac Gating Circuit -- Provides highcurrent pulses to the gate of the power controlling thyristor.




100000252 100000128 100000384

Logic Symbol




Pin Configuration




Logic Diagrams

100000128



100000252, 100000384



PIN NUMBER

Up/Down Decade and Binary Counters

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Mode Selection (Both Counters)

MR	$\overline{\overline{PL}}$	CP_{U}	CP_D	Mode
H	X	Х	X	Preset (Asyn.)
L	L	х	Х	Preset (Asyn.)
L	н	н	Н	No Change
L	Н	CP	Н	Count Up
L	н	Н	CP	Count Down

Notes:

H = High voltage level
L = Low voltage level
X = Don't care condition

CP = Clock pulse.

The 100000252 & 100000384 are synchronous Up/Down BCD Decade Counters and the 100000128 is a synchronous Up/Down 4-Bit Binary Counter. All these counters have separate up/down clocks, parallel load facility, terminal count outputs for multidecade operation and an asynchronous overriding master reset.

These counters can be reset, preset and count up or down. The operating modes are tabulated in the Mode Selection table. The operating modes of both devices are identical; the only difference between the devices is the count sequences.

Counting is synchronous, with the outputs changing state after the Low to High transition of either the Count-Up Clock (${\rm CP_U}$) or Count-Down Clock (${\rm CP_D}$). The direction of counting is determined by which clock input is pulsed while the other clock input is High. (Incorrect counting will occur if both the count-up clock and count-down clock inputs are Low simultaneously.) All counters will respond to a clock pulse on either input by changing to the next appropriate state of the count sequence. The state diagram for the 100000252 & 100000384 show the regular sequence and in addition shows the sequence of states if a code greater than nine is present in the counter.

Continued....

100000252 100000128 100000384

Continued

Logic Equations for Terminal Count

100000252, 100000384


$$\begin{array}{ll} \mathsf{TC}_{\mathsf{U}} &= \ \mathsf{Q}_{0} \cdot \overline{\mathsf{Q}_{1}} \cdot \overline{\mathsf{Q}_{2}} \cdot \mathsf{Q}_{3} \cdot \overline{\mathsf{CP}_{\mathsf{U}}} \\ \mathsf{TC}_{\mathsf{D}} &= \ \overline{\mathsf{Q}_{0}} \cdot \overline{\mathsf{Q}_{1}} \cdot \overline{\mathsf{Q}_{2}} \cdot \overline{\mathsf{Q}_{2}} \cdot \overline{\mathsf{Q}_{3}} \cdot \overline{\mathsf{CP}_{\mathsf{D}}} \end{array}$$

100000128


$$\begin{array}{rcl} \mathsf{TC}_U &=& \mathsf{Q}_0 \cdot \mathsf{Q}_1 \cdot \mathsf{Q}_2 \cdot \mathsf{Q}_3 \cdot \overline{\mathsf{CP}_U} \\ \mathsf{TC}_D &=& \overline{\mathsf{Q}_0} \cdot \overline{\mathsf{Q}_1} \cdot \overline{\mathsf{Q}_2} \cdot \overline{\mathsf{Q}_3} \cdot \overline{\mathsf{CP}_D} \end{array}$$

State Diagrams

100000252, 100000384



100000128



All counters have a parallel load (asynchronous) facility which permits the device to be preset. Whenever the parallel load (\overline{PL}) input is Low, and Master Reset is Low, the information present on the Parallel Data inputs $(P_A,\,P_B,\,P_C,\,P_D)$ will be loaded into the counters and appear on the outputs independent of the conditions of the clock inputs. When the Parallel Load Input goes High, this information is stored in the counters and when the counters are clocked they change to the next appropriate state in the count sequence. The Parallel Data inputs are inhibited when the Parallel Load is High and have no effect on the counters.


The Terminal Count-Up (\overline{TC}_U) and Terminal Count-Down (\overline{TC}_D) outputs (carry and borrow, respectively) allow multidecade counter operations without additional logic. The counters are cascaded by feeding the terminal count-up output to the count-up clock input and terminal count-down clock input of the following counter.

The terminal count-up outputs are Low when their count-up clock inputs are Low and the counters are in state nine (100000252 & 100000384) and state fifteen (100000128). Similarly, the terminal count-down outputs are Low when their count-down clock inputs are Low and both counters are in state zero. Thus, when the 100000252 & 100000384 counters are in state nine and the 100000128 counter is in state fifteen and all are counting up, or all counters are in state zero and counting down, a clock pulse will change the counter's state on the rising edge and simultaneously clock the following counter through the appropriate active Low terminal count output. There are two gate delays per state when these counters are cascaded.


The asynchronous Master Reset input (MR), when High, overrides all input and clears the counters. Master reset overrides parallel load so that when both are activated the counters will be reset. (Obviously, both parallel load and master reset must not be deactivated simultaneously for predictable operation.)

Logic Diagrams

100000129 (Active Pull-up)



10000044 (Open Collector)



3-Input, 4-Bit Digital Multiplexer

Logic Diagram/Pin Designations

 $V_{CC} = Pin 24$

Gnd = Pin 12

Truth Table

I	Data nput Bn		Char Sel S ₀	ect	Data Complement	Output Enable '044	Data Outputs
			-			4	
An	X	X	1	1	0	1	An
x	\mathbf{B}_{n}	X	0	1	0	1	B_n
x	x	c_n	1	0	0	1	Cn
x	x	x	0	0	0	1	0
An	x	x	1	1	1	1	\overline{A}_n
x	$B_{n} \\$	x	0	1	1	1	$\overline{\overline{B}}_n$ $\overline{\overline{C}}_n$
x	x	$C_{\mathbf{n}}$	1	Õ	1	1	\overline{C}_n
x	x	\mathbf{x}	0	0	1	1	1
x	x	x	х	X	х	0	1

X = Either state.


The 3-input, 4-bit multiplexer is a gating array whose function is analogous to that of a 4-pole, 3-position switch. Four bits of digital data are selected from one of three inputs. A 2-bit channel-selection code determines which input is to be active.

The data complement input controls the conditional complement circuit at the multiplexer output to effect either inverting or non-inverting data flow.


The 100000129 employs active output structures to effect minimum delays; the 100000044 utilizes bare collector outputs for expansion of input terms.

The 100000044 may be expanded by connecting its outputs to the outputs of another 100000044. Provision is made for use of a 3-bit code to determine which multiplexer is selected; thus, eight multiplexers may be commoned to effect a 4-pole, 24-position switch.

Pin Configuration



Block Diagram



Asynchronous Receiver/Transmitter

The Asynchronous Receiver/Transmitter is an LSI subsystem which accepts binary characters from either a terminal device or a computer and receives/transmits this character with appended control and error detecting bits. All characters contain a start bit, 5 to 8 data bits, one or two stop bits and either odd/even parity or no parity. The baud rate (bits per word), parity mode and the number of stop bits are externally selectable.


Description of Pin Functions

Pin No.	Name	Symbol	Function
1	V _{cc} Power Supply	v _{cc}	+5V Supply
2	V _{gg} Power Supply	V _{gg}	-12V Supply
3	Ground	Vgr	Ground
. 4	Received Data Enable	RDE	A logic "0" on the receiver enable line places the received data onto the output lines.
5-12	Received Data Bits	RD8-RD1	These are the 8 data output lines. Received characters are right justified, the LSB always appears on RD1. These lines have tri-state outputs: i.e., they have the normal TTL output characteristics when RDE is "0" and a high impedance state when RDE is "1". Thus, the data output lines can be bus structure oriented.
13	Receive Parity Error	PE	This line goes to a logic "I" if the re- ceived character parity does not agree with the selected POE.
14	Framing Error	FE:	This line goes to a logic "I" if the re- ceived character has no valid stop bit.
15	Over-Run	OR	This line goes to a logic "1" if the pre- viously received character is not read (DA line not reset) before the present character is transferred to the receiver holding register.
16	Status Word Enable	SWE	A logic "0" on this line places the status word bits (PE, FE, OR, DA, TBMT) onto the output lines. These are tri-state also.
17	Receiver Clock	RCP	This line will contain a clock whose frequency is 16 times (16X) the desired receiver baud rate.
18	Reset Data Available	RDA	A logic "0" will reset the DA line.
19	Receive Data Available	DA	This line goes to a logic "1" when an entire character has been received and transferred to the receiver holding register.
20	Serial Input	SI	This line accepts the serial bit input stream. A Marking (logic "I") to spacing (logic "0") transition is re- quired for initiation of data reception.
21	External Reset	XR.	Resets all registers. Sets SO, EOC. and TBMT to a logic "1".
22	Transmitter Buffer Empty	ТВМТ	The transmitter buffer empty flag goes to a logic "I" when the data bits holding register may be loaded with another character.
23	Data Strobe	DS	A strobe on this line will enter the data bits into the data bits holding reg- ister. Initial data transmission is initiated by the rising edge of DS.
24	End of Character	EOC	This line goes to a logic "I" each time a full character is transmitted. It re- mains at this level until the start of transmission of the next character.
25	Serial Output	SO	This line will serially, by bit, provide the entire transmitted character. It will remain at a logic "1" when no data is being transmitted,

Continued

Continued

Transmitter Block Diagram




Description of Pin Functions (Continued)


Pin No.	Name	Symbol	Function
26-33	Data Bit Inputs	DB1-DB8	There are up to 8 data bit input lines available.
34	Control Strobe	CS	A logic "1" on this lead will enter the control bits (EPS, NB1, NB2, TSB, NP) into the control bits holding register. This line can be strobed or hard wired to a logic "1" level.
35	No Parity	NP	A logic "1" on this lead will eliminate the parity bit from the transmitted and received character (no PE indication). The stop bit(s) will immediately follow the last data bit. If not used, this lead must be tied to a logic "0".
36	Number of Stop Bits	TSB	This lead will select the number of stop bits. 1 or 2, to be appended immediately after the parity bit. A logic "0" will insert 1 stop bit and a logic "1" will insert 2 stop bits.
37-38	Number of Bits Character	NB2, NB1	These two leads will be internally decoded to select either 5, 6, 7 or 8 data bits character.
			NB1 NB2 Bits Character
			0 0 5 1 0 6 0 1 7 1 1 8
39	Odd Even Parity	EPS	The logic level on this pin selects the type of parity which will be appended immediately after the data bits. It also determines the parity that will be checked by the receiver. A logic "O" will insert odd parity and a logic "T" will insert even parity.
40	Transmitter Clock Line	ТСР	This line will contain a clock whose frequency is 16 times (16X) the desired transmitter baud rate.

Continued....

Receiver Block Diagram



Continued



Transmitter Operation

Initializing

Power is applied, external reset is enabled and clock pulse is applied having a frequency of 16 times the desired baud rate. The above conditions will set TBMT, EOC and SO to logic "1" (line is marking).

After initializing is completed, user may set control bits and data bits with control bits selection normally occurring before data bits selection. However, one may set both $\overline{\rm DS}$ and CS simultaneously if minimum pulse width specifications are followed. Once data strobe (DS) is pulsed the TBMT signal will change from a logic "1" to a logic "0" indicating that the data bits holding register is filled with a previous character and is unable to receive new data bits, and transmitter shift register is transmitting previously loaded data. TBMT will return to a logic "1". When transmitter shift register is empty, data bits in the holding register are immediately loaded into the transmitter shift register for transmission. The shifting of information from the holding register to the transmitter shift register will be followed by SO and EOC going to a logic "0", and TBMT will also go to a logic "1" indicating that the shifting operation is completed and that the data bits holding register is ready to accept new data. It should be remembered that one full character time is now available for loading of the next character without loss in transmission speed due to double buffering, (separate data bits holding register and transmitter shift register).

Data transmission is initiated with transmission of a start bit, data bits, parity bit (if desired) and stop bit(s). When the last stop bit has been on line for one bit time, EOC will go to a logic "1" indicating that new character is ready for transmission. This new character will be transmitted only if TBMT is a logic "0" as was previously mentioned.

Continued....

100000130 100000536 TURN POWER ON PULSE EXTERNAL RESET SELECT BAUD RATE-16 X CLK SET CONTROL BITS DA = 0 YES A START BIT BEEN VERIFIED? YES LOAD START BIT INTO HAS I BIT TIME YES SHIFT AND LOAD DATA BIT YES YES HAS THE PROPER ARITY BIT BEEN SET PARITY ERROR NO SET PARITY ERROR PARI1 NO YES SET FRAMING ERROR REGISTER TO I TOP BIT YES SET FRAMING ERROR REGISTER TO 0 SET OVER RUN REGISTER TO YES [TRANSFER DATA BITS FROM SHIFT REGISTER TO DATA BITS HOLDING REGISTER DA = I EXAMINE OUTPUTS STROBE STATUS WORD ENABLE RESET DATA AVAILABLE -DA= O

Continued

Receiver Operation

Initializing

Power is applied, external reset is enabled, and clock pulse is applied having a frequency of 16 times the desired baud rate. The previous conditions will set data available (DA) to a logic "0".

After initializing is completed, user should note that one set of control bits will be used for both receiver and transmitter making individual control bit setting unnecessary. Data reception starts when serial input signal changes from Marking (logic "1") to spacing (logic "0") which initiates start bit. The start bit is valid if, after transition from logic "1" to logic "0", the SI line continues to be at logic "O", when center sampled, 8 clock pulses later. If, however, line is at a logic "1" when center sampling occurs the start bit verification process will be reset. If the Serial Input line transitions from a logic "1" to a logic "0" (marking to spacing) when the 16X clock is in a logic "1" state, the bit time for center sampling will begin when the clock line transitions from a logic "1" to a logic "0" state. After verification of a genuine start bit, data bit reception, parity bit reception and stop bit(s), reception proceeds in an orderly manner.


While receiving parity and stop bit(s) the receiver will compare transmitted parity and stop bit(s) with control data bits (parity and number of stop bits) previously set and indicate an error by changing the parity error flip-flop and/or the framing error flip-flop to a logic "1". It should be noted that if the No Parity Mode is selected the PE (parity error) will be unconditioning set to a logic "0".

Once a full character is received, internal logic looks at the data available (DA) signal to determine if data has been read out. If the DA signal is at a logic "1" the receiver will assume data has not been read out and the overrun flip-flop of the status word holding register will be set to a logic "1". If the DA signal is at a logic "0" the receiver will assume that data has been read out. After DA goes to a logic "1", the receiver shift register is now ready to accept the next character and has one full character time to remove the received character.


Continued...

Continued

Receiver Propagation Delay Timing Diagram




Receiver Timing Diagram




NOTES:

- THIS IS THE TIME WHEN THE ERROR CON-
- THIS IS THE TIME WHEN THE ERROR CON-DITIONS ARE DETECTED, IF ERROR OCCURS. DATA AVAILABLE IS SET ONLY WHEN THE RECEIVED DATA, PE, FE, OR HAS BEEN TRANSFERRED TO THE HOLDING REGISTERS. (SEE RECEIVER BLOCK DIAGRAM).
- ALL INFORMATION IS GOOD IN HOLDING REGISTER UNTIL DATA AVAILABLE TRIES TO SET FOR NEXT CHARACTER.
- 4. ABOVE SHOWN FOR 8 LEVEL CODE PARITY AND TWO STOP. FOR NO PARITY, STOP BITS FOLLOW DATA.
- FOR ALL LEVEL CODE THE DATA IN THE HOLDING REGISTER IS RIGH JUSTIFIED; THAT IS, LSB ALWAYS APPEARS IN RD1 (PIN 12).

Transmitter Timing Diagram




Schematic




General Purpose Transistor Array

Pin Configuration



Dual Stereo Preamplifier

Pin Configuration



DIP (TOP VIEW)

*Open collector

Hex Inverter


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$


$$Gnd = Pin 7$$

Positive logic: $Y = \overline{A}$

Pin Configuration



Logic Diagram



4-Bit Data Selector/Storage Register

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8


Positive logic: word select low for word 1,

word select high for word 2.


This monolithic data selector/storage register is composed of four S-R master-slave flip-flops, four AND-OR-INVERT gates, one buffer and six inverter/drivers.

When the word select input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to word select will cause the selection of word 2 (A2, B2, C2, D2). The selected word is shifted to the output terminals on the negative-going edge of the clock pulse.

Pin Configuration



Typical Clear, Load, Right-Shift, Left-Shift, Inhibit, and Clear Sequences



4-Bit Bidirectional Universal Shift Registers

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Function Table

			IN	IPUTS							OUT	PUTS	
01.5.4.5	MODE		CI OCK	SEI	RIAL	P.	ARA	LLE	L		_	_	
CLEAR	S ₁	S ₀	CLOCK	LEFT	RIGHT	Α	В	С	D	QΑ	α_{B}	α_{C}	σD
L	х	Х	×	×	X	Х	Х	Х	Х	L	L	L	L
н	×	×	L	×	X	Х	Х	Х	Χ	QAO	Q_{B0}	α_{CO}	Q_{D0}
н	н	н	t	×	X	а	b	c	d	а	b	С	d
Н	L	н	7	×	н	х	Х	Х	X	н	Q_{An}	Q_{Bn}	Q_{Cn}
н	L	н	1	X	L	х	X	Х	X	ŧ.	Q_{An}	α_{Bn}	Q_{Cn}
н	н	L	t	н	×	Х	Х	X	Χ	QBn	Q_{Cn}	Q_{Dn}	н
н	н	Ł	1	L	×	х	Х	Х	Χ	QBn	Q_{Cn}	Q_{Dn}	L
н	Ł	Ł	×	×	×	х	Х	Х	Х	QAO			

H = high level (steady state).

L = low level (steady state).

X = irrelevant (any input, including transitions).

t = transition from low to high level.

a, b, c, d = the level of steady-state input at inputs A, B, C or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C or Q_D , respectively, before the indicated steady-state input conditions were established.

Note: The 100000234 is a Schottky device.

The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation:

Parallel (Broadside) Load

Shift Right (in the direction Q_A toward Q_D)

Shift Left (in the direction \mathbf{Q}_D toward $\mathbf{Q}_A)$

Inhibit Clock (Do nothing)

Continued....

Continued

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S_0 and S_1 , high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shift right is accomplished synchronously with the rising edge of the clock pulse when S₀ is high

and S_1 is low. Serial data for this mode is entered at the shift-right data input. When S_0 is low and S_1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the flip-flop is inhibited when both mode control units are low. The mode controls of the 100000135 should be changed only while the clock input is high.

Logic Diagrams

100000135




100000234




.... dynamic input activated by a transition from a high level to a low level

Logic Symbol 10 11 12 13 1 2 3 4 5 0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7 EI EO A₀ A₁ A₂ GS

Pin Configuration



Logic Diagram



Eight-Input Priority Encoder

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Pin Names

$\overline{0}$	Priority (Active LOW) Input
$\overline{1}$ to $\overline{7}$	Priority (Active LOW) Inputs
<u>EI</u>	Enable (Active LOW) Input
<u>EO</u>	Enable (Active LOW) Output
$\overline{\text{GS}}$	Group Select (Active LOW) Output
$\overline{A_0}$, $\overline{A_1}$, $\overline{A_2}$.	Address (Active LOW) Outputs

Truth Table

ΕĪ	0	1	2	3	4	5	6	7	GS	$\overline{A_0}$	$\overline{A_1}$	$\overline{\mathrm{A}_2}$	EO
Н	Х	х	х	х	x	x	x	х	Н	Н	н	н	н
L	Н	Η	H	Н	Н	Н	Н	H	H	H	H	H	L
L	\mathbf{X}	\mathbf{X}	X	\mathbf{X}	\mathbf{x}	\mathbf{x}	\mathbf{X}	L	L	\mathbf{L}	\mathbf{L}	L	Н
L	\mathbf{X}	\mathbf{X}	\mathbf{X}	\mathbf{X}	\mathbf{x}	\mathbf{X}	\mathbf{L}	H	L	H	\mathbf{L}	\mathbf{L}	H
L	\mathbf{X}	\mathbf{X}	\mathbf{X}	\mathbf{X}	\mathbf{X}	\mathbf{L}	Н	H	L	$\mathbf L$	H	\mathbf{L}	н
L	X	X	Х	Х	\mathbf{L}	Н	Η	H	L	H	H	\mathbf{L}	H
L	X	\mathbf{X}	\mathbf{X}	\mathbf{L}	Н	Н	Η	Η	L	L	\mathbf{L}	H	Н
L	X	X	\mathbf{L}	Н	Н	Η	Η	H	L	H	L	H	H
L	X	L	Η	Η	Н	Н	Η	H	L	\mathbf{L}	H	H	H
L	\mathbf{L}	H	H	H	H	Η	H	H	L	H	H	H	H

H = HIGH Voltage Level
L = LOW Voltage Level


X = Don't Care

The 100000136 is a multipurpose 8-input priority encoder designed to accept data from eight active LOW inputs and provides a binary representation on the three active LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority.

A HIGH on the Input Enable (\overline{EI}) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the outputs.

A Group Signal output (\overline{GS}) and an Enable Output (\overline{EO}) are provided with the three data outputs. The \overline{GS} is active level LOW when any input is LOW; this indicates when any input is active. The \overline{EO} is active level LOW when all inputs are HIGH. Using the output enable along with the input enable allows priority encoding of N input signals. Both \overline{EO} and \overline{GS} are inactive HIGH when the input enable is HIGH.

Logic Diagram



NOTE: All inputs have diode clamps.


8-Bit Position Scaler

Logic Diagram/Pin Designations

 $V_{CC} = Pin^{2}$

Gnd = Pin 12

Truth Table



Note:

X indicates either logic ''1'' or logic ''0'' may be present.

The 8-bit position scaler is an MSI array of approximately 70 gate complexity. The primary function of this device is to scale (or shift) data bit positions by a selection of a 3-bit binary selector code.


The most significant bit input (I_7) may be shifted 8 positions to the least significant bit output (O_0). At zero shift, or scale select, all eight input data bits are transferred and inverted to their respective outputs, (I_0 to O_0 , I_1 to O_1 , I_2 to O_2 , etc.) At a shift, or scale select, of one, each input bit (I_n) will shift to the next lower output bit (O_{n-1}). See truth table for other shift codes.

100000140 100000141 100000142 100000148 100000149 100000215 100000216 100000217 100000218 100000219 100000269 100000270 100000271 100000272 100000273 100000274 100000275 100000276 100000277 100000278 100000279 100000280 100000499 100000500

O₁ 1 O₂ 2 O₃ 3 O₄ 4 O₅ 5 O₆ 6 O₇ 7 GND 8

Pin Configuration

Functional Block Diagram



256-Bit Bipolar Read Only Memory


Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8


These high speed, electrically programmable, fully decoded TTL bipolar 256-bit read only memories are organized as 32 words by 8 bits.

Memory expansion is simple; three-state outputs are provided on the 100000215; uncommitted collector outputs are provided on all other devices. Each device has on-chip address decoding and chip enable. The memory is fabricated with all logic level zeroes(low); logic level ones (high) can be electrically programmed in the selected bit locations. The same address inputs are used for both programming and reading.

Pin Configuration



Logic Diagram



BCD-To-Decimal Decoder-Driver

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$


Gnd = Pin 8

Function Table


		Inp	uts							Out	outs			
No.	D	С	В	A	0	1	2_	3	4_	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	H	Н	H
1	L	\mathbf{L}	L	H	Н	L	Η	Η	Η	H	Η	H	H	H
2	L	\mathbf{L}	H	L	H	H	L	Η	Η	H	Η	H	Ħ	H
3	L	L	Η	H	H	H	Η	L	H	Η	Η	H	H	H
4	L	H	L	L	Н	H	Η	Н	L	H	H	H	H	H
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	H	Н	Н	Н
6	L	H	H	L	Н	H	H	Η	H	H	\mathbf{L}	H	Η	H
7	L	H	H	H	Н	H	H	H	H	H	H	L	H	H
8	Н	\mathbf{L}	\mathbf{L}	L	H	H	H	H	H	H	H	Η	L	Η
9	Н	L	L	H	Н	H	Η	H	Η	Η	H	Η	H	\mathbf{L}
	Н	L	Н	L	Н	Н	Н	Н	Н	Н	H	Н	H	Н
ਰ	Н	\mathbf{L}	H	H	Н	H	H	H	H	H	Η	Η	Η	H
ali	Н	H	L	L	H	H	Η	H	H	H	H	H	H	H
Invalid	Н	H	L	H	H	H	H	H	Η	H	H	Η	H	H
	Н	Η	H	\mathbf{L}	H	Η	Η	H	Η	H	Η	H	Η	H
	Н	H	H	H	Н	H	_ <u>H</u> _	H	Н	H_	H	H	H	H

H = high level (off); L = low level (on).


This monolithic BCD-to-decimal decoder/driver consists of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions.



Pin Configuration



Logic Diagram



5-Bit Comparator

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Pin Names

 \overline{E} Enable (Active LOW) Input

 ${\bf A_0, A_1, A_2, A_3, A_4}.\dots$ Word A Parallel Inputs ${\bf B_0, B_1, B_2, B_3, B_4}\dots$ Word B Parallel Inputs

A < B A Less Than B Output

 $A > B \dots$ A Greater Than B Output

A = B A Equal to B Output

Truth Table

$\overline{\mathbf{E}}$	Ay	Ву	A < B	A>B	A=B
Н	X	Х	L	L	L
L	Word $A =$	Word B	L	${f L}$	H
L	Word $A >$	Word B	L	H	$_{ m L}$
L	$oxed{ ext{Word B}} >$	Word A	Н	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Either HIGH or LOW Voltage Level


The 100000144 is a high speed expandable comparator which provides comparison between two 5-bit words and gives three outputs, "less than", "greater than" and "equal to". A HIGH level on the active LOW enable input forces all three outputs LOW.

This 5-bit comparator uses combinational circuitry to directly generate "A greater than B" and "A less than B" outputs. As evident from the logic diagram, these outputs are generated in only three gate delays. The "A equals B" output is generated in one additional gate delay by decoding the "A neither less than nor greater than B" condition with a NOR gate. All three outputs are activated by the active LOW Enable input (E).


Tying the A>B output from one device into an A input on another device and the A<B output into the corresponding B input permits easy expansion.

The A_4 and B_4 inputs are the most significant inputs, and A_0 and B_0 are the least significant. Thus, if A_4 is HIGH and B_4 is LOW, the A>B output will be HIGH regardless of all other inputs except $\overline{E}_{\boldsymbol{\cdot}}$

Logic Symbol



Pin Configuration



8-Bit Addressable Latch

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Pin Names

A0, A1, A2..... Address Inputs D..... Data Input

 $\overline{\underline{E}}$ Enable (Active LOW) Input \overline{C} Clear (Active LOW) Input Q_0 to Q_7 Parallel Latch Outputs

Truth Table

Present Output States

C	Ŧ.	D	A ₀	Α1	A2	Qn	Q ₁	Q_2	Q_3	Q4	Q_5	Q ₆	Q7	Mode
I.	Н	Х	Х	Х	Х	L	I.	L	I.	1.	L	L	L	Clear
L	L	L	L.	L	L.	I.	L	I.	I.	1.	1.	I.	1.	Denuitiplex
L	L.	Н	L	L	1.	Н	L	L	L	1.	1.	1.	L	
L	L	L	H	I.	L	L.	L	L	L	I.	L	1.	L	
I.	L	Н	Н	L	L	L	H	L	L	Ι.	I.	.1	L	
١.														
•														
I.	Ι.	Н	н	н	Ħ	ī.	L	L	L	I.	1.	1.	Н	
-					X			L,	1.	ι.				Memory
-	H		_	Х		QN-1						_		
H	L	L	L	L	L	L	Q_{N-1}	Q_{N-1}	QN-1				_	Addressable
Н	L	H	I,	L	L.	H	Q_{N-1}	Q_{N-1}					-	Latch
Н	L	L	Н	L	L	QN-1	L	Q_{N-1}					-	
Н	L	Н	Н	L	L	QN-1	H	Q_{N-1}					-	
	٠													
			Н		Н	0		•				► Q _{V-1}	1.	
	I.			H		Q _{N-1}								
H	L	Н	Н	H	Н	QN-1						► QN-1	H	

X = Don't Care Condition

L = LOW Voltage Level

H = HIGH Voltage Level

 Q_{N-1} = Previous Output State

Mode Selection

Ē	C	Mode
L	Н	Addressable Latch
H	H	Memory
L	\mathbf{L}	Active HIGH Eight-Channel
		Demultiplexer
Ιн	L	Clear

The 100000145 is a high speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with active level HIGH outputs. The device also incorporates an active level LOW common clear for resetting all latches as well as an active level LOW enable.

This latch has four modes of operation, which are shown in the mode selection table. In the addressable latch mode, data on the data line (D)

Continued ...


Continued

is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.


In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating this device as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.


Logic Diagram



Pin Configuration



Schematic (Each Line Driver)



Dual Line Driver

Pin Designations

 $V_{CC+} = Pin 13$

 $V_{CC-} = Pin 10$

Gnd = Pin 5


NC = No Internal Connection

Positive logic: $Y = \overline{AS}$


This device is a monolithic dual line driver which satisfies the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C.

A rate of 20,000 bits per second can be transmitted with a full 2500pF load.

Pin Configuration



Logic Diagram



Dual 2-Line-To-4-Line Decoder/Demultiplexer

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Function Tables
2-Line-To-4-Line Decoder
or 1-Line-To-4-Line Demultiplexer

		Inputs			Out	puts	
Sel	ect	Strobe	Data				
В	Α	1G	1C	1Y0	1Y1	1Y 2	1Y3
x	x	н	х	н	H	H	Н
L	L	L	H	L	\mathbf{H}	\mathbf{H}	H
L	H	L	H	H	\mathbf{L}	H	H
H	\mathbf{L}	L	H	H	H	· L	H
н	H	L	H	н	\mathbf{H}	H	L
Х	X	X	L	H	H	H	H

							<u>,r</u>	
		Inputs		Outputs				
Sel	Select Strobe Data							
В	Α	2G	2C	2Y0	2Y1	2Y2	2Y3	
х	х	Н	x	Н	Н	Н	н	
L	\mathbf{L}	L	L	L	H	H	H	
L	H	L	L	H	${f L}$	H	H	
H	\mathbf{L}	L	L	H	\mathbf{H}	\mathbf{L}	H	
H	H	L	\mathbf{L}	H	H	H	\mathbf{L}	
x	X	x	H	H	H	H	H	

Function Table
3-Line-To-8-Line Decoder
or 1-Line-To-8-Line Demultiplexer

Inp					Out	outs			
Select	Strobe or Data	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C*BA	G**	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1 Y 3
x x x	н	Н	Н	н	H	Н	н	н	н
LLL	L	\mathbf{L}	H	H	H	\mathbf{H}	H	H	H
LLH	L	H	\mathbf{L}	H	H	\mathbf{H}	H	\mathbf{H}	H
LHL	L	H	H	\mathbf{L}	H	H	\mathbf{H}	\mathbf{H}	Н
L н н	L	н	H	H	\mathbf{L}	\mathbf{H}	H	\mathbf{H}	H
H L L	L	H	H	H	H	\mathbf{L}	H	\mathbf{H}	H
H L H	L	Н	H	H	H	H	\mathbf{L}	H	H
H H L	L	Н	H	H	H	H	H	\mathbf{L}	H
н н н	L	H	H	H	H	H	H	H	L

Notes: *C = inputs 1C and 2C connected together.

**G = inputs 1G and 2G connected together.

H = high level, L = low level,

X = irrelevant.

The 100000147 monolithic TTL circuit features dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections

Continued

Continued


are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted at its outputs and data applied at 2C is not inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or 1-to-8-line demultiplexer without external gating. Input clamping diodes are provided to minimize transmission-line effects and simplify system design.

100000140 100000141 100000142 100000148 100000149 100000215 100000216 100000217 100000218 100000219 100000269 100000270 100000271 100000272 100000273 100000274 100000275 100000276 100000277 100000278 100000279 100000280 100000499 100000500

O₁ 1 16 V_{CC} O₂ 2 15 CE O₃ 3 14 A₄ O₄ 4 13 A₃ O₅ 5 12 A₂ O₆ 6 O₇ 7 GND 8 9 O₈

Pin Configuration

Functional Block Diagram



256-Bit Bipolar Read Only Memory


Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8


These high speed, electrically programmable, fully decoded TTL bipolar 256-bit read only memories are organized as 32 words by 8 bits.

Memory expansion is simple; three-state outputs are provided on the 100000215; uncommitted collector outputs are provided on all other devices. Each device has on-chip address decoding and chip enable. The memory is fabricated with all logic level zeroes(low); logic level ones (high) can be electrically programmed in the selected bit locations. The same address inputs are used for both programming and reading.

Pin Configuration



Block Diagram



CE	OUTPUT
0	DATA
1	OPEN

High Speed 64 X 7 X 5 Character Generator

Pin Designations

1.	v_{GG}	24.	v_{CC}
2.	NC	23.	NC
3.	NC	22.	Address 9
4.	Out 1	21.	Address 8
5.	Out 2	20.	Address 7
6.	Out 3	19.	Address 6
7.	Out 4	18.	Address 5
8.	Out 5	17.	Address 4
9.	NC	16.	Address 3
10.	Ground	15.	Address 2
11.	Chip Enable	14.	Address 1
12.	$ m v_{DD}$	13.	NC

Character Format

Row Address

Аз	A_2	A ₁
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1


Character Address

	A4	A5	A ₆	A7	A8	A9
ASCII Character	1	1	0	0	1	0


The 100000150 is a high speed 2560-bit static ROM. The 64x7x5 character organization is formed on a 64x8x5 field.

The product uses +5V, -5V and -12V power supplies, 5V TTL level input signals and tristate outputs.

Pin Configuration



Functional Block Diagram



Hex 40-Bit Static Shift Register

Pin Designations


1.	IN4	16.	VCC
2.	IN ₅	15.	IN3
3.	IN6	14.	IN_2
4.	Recirculate	13.	IN_1
5.	v_{GG}	12.	OUT ₁
	Clock	11.	OUT ₂
7.	OUT ₆	10.	OUT3
8.	OUT ₅	9.	OUT4

Truth Table


Recirculate	Input	Function
1 1 0 0	0 1 0 1	Recirculate Recirculate "0" is Written "1" is Written

The Hex 40-bit recirculating static shift register consists of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip. Internal recirculation logic plus TTL/DTL level clock signals are provided for interfacing capability.

Package



Block Diagram



NOTE:

N = 1024 '0' = 0V, '1' = +5V

1024-Bit Recirculating Dynamic Shift Register

Pin Designations

1. 02 Input clock

8. VCC

2. Output

7. 0₁ Output clock

3. Read

6. Input


4. V_{DD}


5. Write

Truth Table


Write	Read	Function
0 0 1 1	0 1 0 1	Recirculate, Output is "0" Recirculate, Output is Data Write Mode, Output is "0" Read Mode, Output is Data

The 1024 bit recirculating dynamic shift register consists of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls are included on the chip.





Logic Diagrams 100000153



BCD Decade Counter-4 Bit Binary Counter

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Pin Names

PE..... Parallel Enable (Active LOW)

Input

P₀, P₁, P₂, P₃.. Parallel Inputs

CEP Count Enable Parallel Input

CET Count Enable Trickle Input

CP..... Clock (Active HIGH Going Edge) Input

MR Master Reset (Active LOW)
Input

 Q_0, Q_1, Q_2, Q_3 .. Parallel Outputs

TC..... Terminal Count Outputs

Mode Selection

_	Mode Selection			
	$\overline{ ext{PE}}$	CEP	CET	Mode
	L	L	L	Preset
	${f L}$	L	H	Preset
İ	${f L}$	H	L	Preset
١	${f L}$	H	н	Preset
-	H	L	L	No Change
	H	L	н	No Change
	H	H	L	No Change
	H	H	H	Count

 $\overline{MR} = HIGH$

Terminal Count Generation

Terminal Count Generation			
	100000153	100000047	
CET	$(\mathbf{Q}_0 \cdot \overline{\mathbf{Q}}_1 \cdot \overline{\mathbf{Q}}_2 \cdot \mathbf{Q}_3)$	$(\mathbf{Q}_0 \cdot \mathbf{Q}_1 \cdot \mathbf{Q}_2 \cdot \mathbf{Q}_3)$	TC
L	L	L	L
L	Н	H	L
H	L	${f L}$	${f L}$
H	H	Н	H

 $TC = CET \cdot Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot Q_3 (100000153)$

 $TC = CET \cdot Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 (100000047)$

Positive Logic:

H = HIGH Voltage Level


L = LOW Voltage Level

The 100000153 is a high speed BCD decade counter, and the 100000047 is a high speed binary counter. Both counters are fully synchronous with the clock pulse driving four master/slave flip-flops in parallel through a clock buffer. During the

REV. 03

Continued ...

Continued



Logic Equations

 $\begin{array}{l} \text{Count Enable} = \text{CEP} \cdot \text{CET} \cdot \text{PE} \\ \text{TC for } 100000153 = \text{CET} \cdot \text{Q}_0 \cdot \overline{\text{Q}}_1 \cdot \overline{\text{Q}}_2 \cdot \text{Q}_3 \\ \text{TC for } 100000047 = \text{CET} \cdot \text{Q}_0 \cdot \text{Q}_1 \cdot \text{Q}_2 \cdot \text{Q}_3 \\ \text{Preset} = \overline{\text{PE}} \cdot \text{CP} + (\text{rising clock edge}) \\ \text{Reset} = \overline{\text{MR}} \end{array}$

Note: The 100000153 can be preset to any state but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will return to its normal sequence within two clock pulses.

LOW to HIGH transition of the clock, the master is inhibited from further change. After the masters are locked out, data is transferred from the master to the slaves and reflected at the outputs. When the clock is HIGH, the masters are inhibited and the master/slave data path remains established. During the HIGH to LOW transition of the clock, the slave is inhibited from further change, followed by the enabling of the masters for the acceptance of data from the counting logic or the parallel entry logic.

The three control inputs, Parallel Enable (\overline{PE}) , Count Enable Parallel (CEP), and Count Enable Trickle (CET), select the mode of operation. When the conditions for counting are satisfied, the rising edge of a clock pulse will change the counters to the next state of the count sequence shown in the State Diagram. The Count Mode is enabled when CEP and CET inputs and \overline{PE} are HIGH.

These devices can be synchronously preset from the four Parallel inputs (P_{0-3}) when \overline{PE} is LOW. When the Parallel Enable and Clock are LOW, each master of the flip-flops is connected to the appropriate parallel input (P_{0-3}) and the slaves (outputs) are steady in their previous state. When the clock goes HIGH, the masters are inhibited and this information is transferred to the slaves and reflected at the outputs. The parallel enable input overrides both count enable inputs, presetting the counter when LOW.


Terminal count is HIGH when the counter is at terminal count (state 9 for 100000153 and state 15 for 100000047), and Count Enable Trickle is HIGH, as shown in the logic equations.

When LOW, the asynchronous master reset overrides all other inputs resetting the four outputs LOW.


Conventional operation, as shown in the Mode Selection table, requires that the mode control inputs $(\overline{PE}, CEP, CET)$ are stable while the clock is LOW.

100000228 100000247 100000238 100000154 100000117


Pin Configurations



100000247/100000238



100000154



V_{CC} B₂ A₂ X₂

8 7 6 5

100000228

Dual Peripheral Drivers

 $V_{CC} = Pin 8$ Gnd = Pin 4

Truth Tables

100000247 and 100000238

Positive logic: AB=X

A	В	Output X*
0	0	0
1	0	0
0	1	0
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000154

Positive logic: $\overline{AB}=X$

A	В	Output X*
0	0	1
1	0	1
0	1	1
1	1	0

*''0'' Output \leq 0.7V ''1" Output \leq 100 μ A

100000117

Positive logic: A + B = X

A	В	Output X*
0	0	0
1	0	1
0	1	1
1	1	1

*''0'' Output \leq 0. 7V ''1'' Output \leq 100 μ A

100000228


Truth Table

Α	В	X
0	0	1
0	1	0
1	0	0
1	1	0


These devices are general purpose dual peripheral drivers, each capable of sinking two independent 300mA loads to ground. In the off state (or with $V_{\hbox{\footnotesize{CC}}}=0V)$ the outputs will withstand 30V. Inputs are fully DTL/TTL compatible.

100000319

Pin Configuration



(Top View) 100000319



High Performance Operational Amplifier

Pin Designations

- 1. Offset Null
- 5. Offset Null
- 2. Inv. Input
- 6. Output
- 3. Non-Inv. Input
- 7. V⁺
- 4 V
- 8. NC


This device is a high performance operational amplifier with high open loop gain, internal compensation, high common mode range and temperature stability.

The device is short-circuit protected and allows for nulling of offset voltage.

100000059 100000157 100000324


Pin Configurations

100000059, 100000324



Note: Pin 4 connected to case.

100000157




High-Speed Differential Comparator

The 100000059 & 100000324 (can) and 100000157 (DIP) are differential voltage comparators intended for applications requiring high accuracy fast response times. Constructed on a single silicon chip, the devices are useful as a variable threshold Schmitt trigger, a pulse height discriminator, a voltage comparator in high-speed A/D converters, a memory sense amplifier or a high-noise immunity line receiver.

100000158 100000340 100000515

Pin Configuration



Quadruple 2-Input Positive-NAND Gate


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Positive logic: $Y = \overline{AB}$

Note: The 100000158 is a Schottky device.

Pin Configuration



Hex Inverter


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7


Positive logic: $Y = \overline{A}$

Note: The 100000159 is a Schottky device.

Pin Configuration



Logic Diagram (Each Flip-Flop)



Dual J-K Edge-Triggered Flip-Flops

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Truth Table

	n	t_{n+1}
J	K	Q
L	L	Q_n
L	H	L
Н	\mathbf{L}	н
н	H	$\overline{\mathtt{Q}}_{\mathtt{n}}$

Notes:


 t_n = bit time before clock pulse.

 t_{n+1} = bit time after clock pulse.


These monolithic dual flip-flops are designed so that when the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

Note: The 100000160 is a Schottky device.

Logic Symbol




Connection Diagram Dip (Top View)



NC = No internal connection

Logic Diagram



Divide-By-Twelve Counter (Divide-By-Two and Divide-By-Six)

Logic Diagram/Pin Designations

 $V_{CC} = Pin 5$

Gnd = Pin 10

N.C. = Pins 2, 3, 4, 13

Pin Names

R₀ Reset-Zero Inputs

 CP_A
 Clock Input

 $\overline{\text{CP}}_{BC}$ Clock Input

 Q_A , Q_B , Q_C , Q_D Count Outputs

Truth Table

	Output				
Count	Q_{D}	$Q_{\mathbb{C}}$	$Q_{\mathbf{B}}$	Q_{A}	
0	L	L	L	L	
1	L	\mathbf{L}	${f L}$	H	
2 3	L	\mathbf{L}	H	\mathbf{L}	
	\mathbf{L}	\mathbf{L}	H	H	
4	L	H	${f L}$	${f L}$	
5	L	H	${f L}$	H	
6	Н	\mathbf{L}	${f L}$	L	
7	H	\mathbf{L}	$\mathbf L$	H	
8	H	\mathbf{L}	H	\mathbf{L}	
9	H	\mathbf{L}	H	H	
10	Н	H	${f L}$	L	
11	H	H	\mathbf{L}	H	

Notes:

- 1. Output Q_A connected to input \overline{CP}_{BC} .
- 2. To reset all outputs to Low level both $R_{0(1)}$ and $R_{0(2)}$ inputs must be at High level state.
- 3. Either (or both) reset inputs $R_{0(1)}$ and $R_{0(2)}$ must be at a Low level to count.

The 100000161 is a 4-Bit Binary Counter consisting of four master slave flip-flops which are internally interconnected to provide a divide-bytwo counter and a divide-by-six counter. A grated direct reset line is provided which inhibits the count inputs and simultaneously returns the four flip-flop outputs to a Low level. As the output from flip-flop A is not internally connected to the succeeding flip-flops, the counter may be operated in two independent modes:

Continued

DGC PROPRIETARY - This manual contains proprietary information of Data General Corporation (DGC) revealed for the limited purpose only to service DGC equipment on the express condition that the information herein shall not be disclosed to others, and shall not be reproduced in whole or in part, or used in whole or in part as the basis for manufacture or sale of items, without written permission.


100000161

(Continued)


- A. When used as a divide-by-twelve counter, output Q_A must be externally connected to input \overline{CP}_{BC} . The input count pulses are applied to input \overline{CP}_A . Simultaneous divisions of 2, 6 and 12 are performed at the Q_A , Q_C and Q_D outputs as shown in the truth table.
- B. When used as a divide-by-six counter, the input count pulses are applied to input $\overline{\text{CP}}_{BC}$. Simultaneously, frequency divisions of 3 and 6 are available at the QC and QD outputs. Independent use of flip-flop A is available if the reset function coincides with reset of the divide-by-six counter.

These circuits are completely compatible with TTL and DTL logic families.


Pin Configuration



Logic Diagram (Each Flip-Flop)



Clock Waveform



Dual JK Master/Slave Flip-Flop With Separate Clears and Clocks

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic:

LOW input to clear sets Q to LOW level. Clear is independent of clock.

Truth Table

t	'n	t_{n+1}
J	K	Q
L	L	Q_n
L	H	L
Н	L	Н
H	H	\overline{Q}_{n}


Notes:

tn = Bit time before clock pulse.

 t_{n+1} = Bit time after clock pulse.

These Dual JK Master/Slave flip-flops have a separate clear and a separate clock for each flip-flop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows: 1) Isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; and 4) transfer information from master to slave.

Pin Configuration



256-Bit Bipolar Random Access Memory

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Memory Function Table

Chip Selects	Write Enable	Operation	Output
All0	0	Write	Logical ''1'' State
A11 ''0''	''1''	Read	Complement of data written in memory
One or More "1"	X	Hold	Logical "1" State

The 100000164 integrated circuit is a high speed, fully decoded, static bipolar 256-bit random access memory in a 256x1 organization. This device provides uncommitted collector output and three chip selects.

Operation

Read


The memory is addressed through the A_0 - A_7 inputs which select one of the 256 words. *The chip is enabled by placing all chip selects (CS) to logic "0". If any or all CS inputs are logic "1", then the device will be disabled. If the write enable (WE) is at logic "1" the stored bit is read out of DO.

Write


The memory is addressed through the A_0 - A_7 inputs which select one of the 256 words. The chip is enabled by placing all the CS inputs to logic "0". If the WE input is at logic "0", the data on terminal DI is written into the addressed word.

When WE returns to logic "1", the information that was written in is now read out; however, each word read out is the complement of what was written in.

Pin Configuration



Logic Diagram



Data Selector/Multiplexer With 3-State Outputs

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Function Table


Inputs				Outp	outs
S	Select		Strobe		
С	В	Α	S	Y	W
X	X	X	Н	Z	Z
L.	L	L	L	D0 .	$\overline{\mathrm{D0}}$
L	L	H	${f L}$	D1	$\overline{\mathrm{D1}}$
L	Н	L	${f L}$	D2	$\overline{ ext{D2}}$
L	H	Н	${f L}$	D3	$\overline{\mathrm{D3}}$
Н	L	L	L	D4	$\overline{\mathrm{D4}}$
Н	L	н	${f L}$	D5	$\overline{\mathrm{D5}}$
н	H	L	L	D6	$\overline{\mathrm{D6}}$
Н	Н	Н	L	D7	$\overline{ ext{D7}}$

H = high logic level, L = low logic level
X = irrelevant, Z = high impedance (off).
D0, D1.... D7 = the level of the respective D input.

This monolithic data selector/multiplexer contains full on-chip binary decoding to select one-of-eight data sources and a strobe-controlled three-state output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.


Note: The 100000165 is a Schottky device.

Pin Configuration



Positive Logic: See Function Table

Logic Diagram



Dual 4-Line-To-1-Line Data Selector - Multiplexer

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Function Table

		ect uts	Data Inputs				Strobe	Output
	В	Α	C0	C1	C2	C3	G	Y
	х	Х	Х	X	X	X	Н	L
Ì	${f L}$	\mathbf{L}	L	X	\mathbf{X}	X	L	L
-	L	L	Н	X	X	X	L	H
-	\mathbf{L}	H	X	\mathbf{L}	X	X	L	L
-1	\mathbf{L}	H	X	H	X	X	L	H
1	H	L	X	\mathbf{x}	${f L}$	X	L	L
-	H	\mathbf{L}	X	X	H	X	L	H
	H	H	Х	X	X	L	L	L
	H	H	X	X	X	_H	L	H

Select Inputs A and B are common to both sections.

H = high level; L = low level; X = irrelevant.


This monolithic, data selector-multiplexer contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates.

Separate strobe inputs are provided for each of the two four-line sections.


Note: The 100000166 is a Schottky device.

Pin Configuration

100000167 /100000187



Logic Diagram 100000167/100000187



Quadruple 2-Line-To-1-Line Data Selectors/Multiplexers

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Function Table


	Outp	ut Y		
Output Control	Select	АВ	'167	'187
Н	X	хх	Z	Z
L	L	LX	L	Н
L	L	нх	Н	L
L	Н	ХL	L	Н
L	H	хн	Н	L

H = high level, L = low level, X = irrelevant, Z = high impedance (off).


These Schottky-clamped multiplexers have threestate outputs which can interface directly with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state), the low impedance of the single enabled output will drive the bus line to a high or low logic level.

This three-state output means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

Pin Configuration



Logic Diagram



Dual 4-Line-To-1-Line Multiplexer

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Truth Table


	ldress nputs	Data Inputs			s	Strobe	Output
В	Α	C0	C1	C2	C3	G	Y
X	X	x	X	X	X	1	Hi-Z
0	0	0	X	X	X	0	0
0	0	1	X	X	X	0	1
0	1	X	0	X	X	0	0
0	1	X	1	X	X	0	1
1	0	X	X	0	X	0	0
1	0	X	X	1	X	0	1
1	1	X	X	X	0	0	0
1	1	X	X	X	1	0	1

X = Don't care.

This device acts as a double-pole four-throw switch. One data line is selected from each of two four-line inputs. Two select lines determine which of the four inputs is chosen; however, the same input of both four-line selections will be selected. The logic allows outputs of the device to be tied to outputs of similar devices and connected to a common bus-line. Nominal TTL outputs cannot be connected due to the lowimpedance logical "1" output current which one device would have to sink from the other. If, however, on all but one of the connected devices both the upper and lower output transistors are turned off, then the one remaining device in the normal low-impedance state will have to supply to or sink from the other devices only a small amount of leakage current. The strobe input is used to place the output in the high-impedance state.

100000084 100000169 100000306

Pin Configuration



Arithmetic Logic Units/Function Generators

Pin Designations

Designation	Pin Nos.	Function
A3, A2, A1, A0	19, 21, 23, 2	Word A Inputs
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs
$C_{\mathbf{n}}$	7	Inv. Carry Input
M	8	Mode Control Input
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs
A=B	14	Comparator Output
P	15	Carry Propa- gate Output
C _{n+4}	16	Inv. Carry Output
G	17	Carry Gen- erate Output
v_{CC}	24	Supply Voltage
Gnd	12	Ground

These arithmetic logic units (ALU)/function generators have a complexity of 75 equivalent gates on a monolithic chip, and perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with 100000100 or 100000170, full carry look-ahead circuits, highspeed arithmetic operations can be performed. If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay is minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These devices will accommodate active-high or active-low data if the pin designations are interpreted as follows:

Continued....

10000084 100000169 100000306

Continued

Table 1

Selection	M - H Logic	Active-High I M = L: Arithr	Data metic Operations
S3 S2 S1 S0	Functions	Cn = H (no carry)	Cn = L (with carry)
LLLL	F = A	F = A .	F = A Plus I
LLLH	$F = \overline{A + B}$	F = A - B	F · (A + B) Plus 1
LLHL	F = AB	$F = A + \overline{B}$	F · (A - B) Plus 1
LLHH	F = 0	F = Minus 1(2's Compl)	F - Zero
LHLL	F = AB	F : A Plus AB	F : A Plus AB Plus 1
L H L H	F = B	F (A - B) Plus AB	F - (A - B) Plus AB Plus 1
LHHL	F = A 🕘 B	F : A Minus B Minus 1	F A Minus B
1. H H H	F = AB	F = AB Minus 1	$F = A\overline{B}$
HLLL	$F = \overline{A} + B$	F - A Plus AB	F A Plus AB Plus 1
H I. L H	F = <u>A ⊕ B</u>	F · A Plus B	F · A Plus B Plus I
H L H I.	$\mathbf{F} = \mathbf{B}$	F · (A - B) Plus AB	F (A · B) Plus AB Plus 1
HLHH	F - AB	F · AB Minus 1	F - AB
HHLL	F = 1	F = A Plus A*	F - A Plus A Plus 1
нн . н	$F : A \cdot \overline{B}$	F (A - B) Plus A	F - (A - B) Plus A Plus 1
нннг	F = A + B	F - (A - B) Plus A	$F = (A + \overline{B}) \text{ Plus A Plus 1}$
нннн	F = A	F - A Minus 1	F · A

^{*} Each bit is shifted to the next more significant position.

Table 2

Selection	М Н	Active-Low I M · L: Arith	Data metic Operations
S3 S2 S1 S0	Logic Functions	Cn L (no carry)	Cn H (with carry)
I. L. L. L	F · Ā	F A Minus I	F A
LLLH	$F = \overline{AB}$	F AB Minus 1	F AB
LLHL	$F = \overline{A} + B$	F AB Minus 1	$F = A\overline{B}$
LLHH	F - 1	F Minus 1 (2's Comp)	F /ero
I. H I. L	$F=\overline{A+B}$	F - A Plus (A B)	F A Plus (A B) Plus 1
LHLH	F - B	F : AB Plus (A + B)	F AB Plus (A - B) Plus 1
I. H H L	$F = \overline{A \odot B}$	F - A Minus B Minus 1	F A Minus B
LHHH	$F : A \cdot \overline{B}$	$F = A + \overline{B}$	F (A - B) Plus 1
HLLL	$F = \overline{A}B$	F = A Plus (A + B)	F - A Plus (A - B) Plus 1
HLLH	F · A⊙B	F = A Plus B	F - A Plus B Plus 1
HLHL	F · B	F AB Plus (A - B)	F = AB Plus (A - B) Plus 1
нін	F = A - B	F - A - B	F = (A - B) Plus 1
HHLL	F = 0	F - A Plus A*	F · A Plus A Plus 1
ннгн	$F = A\overline{B}$	F = AB Plus A	F - AB Plus A Plus 1
HHHL	F = AB	F - AB Plus A	F - AB Plus A Plus 1
нннн	F = A	F = A	F = A Plus 1

^{*} Each bit is shifted to the next more significant position.

1	Dia Ma	A - Adams - Indianal - A - A - A	A - 1: 1 1-1-
	Pin No.	Active-high data Table 1	Active-low data Table 2
ł	2		
ı		Α ₀	\overline{A}_0
ı	1	$_{ m B_0}$	$\overline{\mathrm{B}}_{0}$
	23	A ₁	\overline{A}_{1}
Ì	22	В1	$\overline{\mathtt{B}}_{1}$
l	21	$^{\mathrm{A}_2}$	$\overline{\mathtt{A}}_2$
١	20	$_{\mathrm{B}_{2}}$	$\overline{\mathtt{A}}_2$ $\overline{\mathtt{B}}_2$
l	19	A ₃	$\overline{\mathtt{A}}_3$
١	18	$_{ m B_3}$	$\overline{{}^{}_{\mathrm{B}_{3}}}$
١	9	$\mathbf{F_0}$	$\overline{\mathtt{F}}_0$
1	10	$\mathbf{F_1}$	$\overline{\mathbf{F}}_{1}$
	11	\mathtt{F}_2	$\overline{ extbf{F}}_2$
	13	F_3	$\overline{\mathtt{F}}_3$
١	7	$\overline{\mathrm{C}}_{\mathrm{n}}$	$C_{\mathbf{n}}$
l	16	$\overline{\mathrm{C}}_{\mathrm{n+4}}$	C_{n+4}
	15	X	$\overline{\mathbf{p}}$
	17	Y	G

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.


These devices can also be utilized as comparators. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with C_n = H when performing this comparison. The A = B output is opencollector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

Input C _n	Output C _{n+4}	(Figure 1) Active-high Data	(Figure 2) Active-low Data
H H L L	H L H L	$\begin{array}{c} A \leqslant B \\ A > B \\ A < B \\ A \geqslant B \end{array}$	$\begin{array}{c} A\geqslant B\\ A< B\\ A> B\\ A\leqslant B \end{array}$

Continued....

10000084 100000169 100000306

Continued




possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (SO, S1, S2, S3) with the modecontrol input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR and OR functions.

These circuits have been designed to provide 16


ALU Signal Designations

These devices can be used with the signal designations of either Figure 1 or Figure 2. The logic functions and arithmetic operations obtained with the signal designations of Figure 1 are given in Table 1; those obtained with the signal designations of Figure 2 are given in Table 2.


Note: The 100000169 is a Schottky device.



Pin Configuration



Logic Diagram



Look-Ahead Carry Generators

Pin Designations

Designation	Pin Nos.	Function
G0, G1, G2, G3	3, 1, 14, 5	Active-Low Carry Generate Inputs
P0, P1, P2, P3	4, 2, 15, 6	Active-Low Carry Propagate Inputs
C _n	13	Carry Input
$C_{n+x}, C_{n+y},$ C_{n+z}	12, 11, 9	Carry Outputs
G	10	Active-Low Carry Generate Output
· P	7	Active-Low Carry Propagate Output
v_{CC}	16	Supply Voltage
Gnd	8	Ground

Positive Logic:

$$\begin{array}{rcl} C_{n+x} &=& \overline{G}_0 + \overline{P}_0 \ C_n \\ C_{n+y} &=& \overline{G}_1 + \overline{P}_1 \overline{G}_0 + \overline{P}_1 \overline{P}_0 C_n \\ C_{n+z} &=& \overline{G}_2 + \overline{P}_2 \overline{G}_1 + \overline{P}_2 \overline{P}_1 \overline{G}_0 + \overline{P}_2 \overline{P}_1 \overline{P}_0 C_n \\ \overline{G} &=& \overline{G}_3 (\overline{P}_3 + \overline{G}_2) (\overline{P}_3 + \overline{P}_2 + \overline{G}_1) (\overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{G}_0) \\ \overline{P} &=& \overline{P}_3 \overline{P}_2 \overline{P}_1 \overline{P}_0 \end{array}$$

These devices are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry and propagate-carry functions are provided as enumerated in the pin designation table above.

When used in conjunction with arithmetic logic units, 100000084 or 100000169, these generators provide high-speed carry look-ahead capability for any word length.

Carry input and output of the 100000084 or 100000169 are in their true form and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs, generate and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU.

Note: The 100000170 is a Schottky device.

Pin Configuration





Figure A



16-Bit Multiple-Port Register File With 3-State Outputs

Pin Designations

 $V_{CC} = Pin 24$

Gnd = Pin 12

The 100000171 is a high-performance 16-bit register file organized as eight words of two bits each.

Multiple address decoding circuitry is used so that the read and write operation can be performed independently on two word locations. This provides a true simultaneous read/write capability. Basically, the file consists of two distinct sections (see Figure A).

Section 1 permits the writing of data into any twobit word location while reading two bits of data from another location simultaneously. To provide this flexibility, independent decoding is incorporated.

Section 2 of the register file is similar to section 1 with the exception that common read/write address circuitry is employed. This means that section 2 can be utilized in one of three modes:

- 1) Writing new data into two bits.
- Reading from two bits.
- 3) Writing into and simultaneously reading from the same two bits.

Regardless of the mode, the operation of section 2 is entirely independent of section 1.

The three-state outputs of this register file permit connection of up to 129 compatible outputs to a common system bus. The outputs are controlled by the read-enable circuitry so that they operate as standard TTL totem-pole outputs when the appropriate read-enable input is low or they are placed in a high-impedance state when the associated read-enable input is at a high logic level.


Functions of the inputs and outputs are as shown in the following table:

Continued

Continued

Function	Section 1	Section 2	Description
Write Address	1W0, 1W1, 1W2	2W/R0, 2W/R1, 2W/R2	Binary write address selects one of eight two-bit word locations.
Write Enable	1GW [°]	2GW	When low, permits the writing of new data into the selected word location on a positive transition of the clock input.
Data Inputs	1DA, 1DB	2DA, 2DB	Data at these inputs is entered on a positive transition of the clock input into the location selected by the write address inputs if the write enable input is low. Since the two sections are independent, it is possible for both write functions to be activated with both write addresses selecting the same word location. If this occurs and the information at the data inputs is not the same for both sections (i.e., $1DA \neq 2DA$ and/or $1DB \neq 2DB$) the low-level data will predominate in each bit and be stored.
Read Address	1R0, 1R1, 1R2	Common with write address	Binary write address selects one of eight two-bit word locations.
Read Enable	1GR	2GR	When read enable is low, the outputs assume the levels of the data stored in the location selected by read address inputs. When read enable is
Data Outputs	1Q _A , 1Q _B	2Q _A , 2Q _B	high, the associated outputs remain in the high-impedance state and neither significantly load nor drive the lines to which they are connected.
Clock		CK	The positive-going transition of the clock input will enter new data into the addressed location if the write enable input is low. The clock is common to both sections.

Pin Configuration



Dual J-K Negative-Edge-Triggered Flip-Flops with Preset and Clear

Logic Diagram/Pin Designations

$$V_{CC} = Pin 16$$

Gnd = Pin 8

Function Table

	Inputs								
Preset	Clear	Clock	J	K	Q	\overline{Q}			
L	Н	X	X	X	Н	Γ			
H	${f L}$	X	X	X	L	H			
L	${f L}$	X	X	X	H^*	H*			
H	H	ļ	$\mathbf L$	\mathbf{L}	Q_0	$rac{\mathrm{H}^*}{\mathrm{Q}_0}$			
H	H	↓	H	\mathbf{L}	н	L			
H	H	↓	L	H	L	H			
H	H	↓	H	\mathbf{H}	TOO	GLE			
H	H	Н	X	X	Q_0	$\overline{\mathrm{Q}}_{0}$			

Notes:

H = high level (steady state).

L = low level (steady state).

X = irrelevant.

= transition from high to low level.


Q₀ = the level of Q before the indicated input conditions were established.

TOGGLE = Each output changes to the complement of its previous level on each active transition of the clock.

* = This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

Note: The 100000172 is a Schottky device.

□ Configuration



Dual 4-Input Positive-NAND 50 Ohm Line Driver

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

NC = No internal connection

Positive logic: $Y = \overline{ABCD}$

Note: The 100000173 is a Schottky device.

Pin Configuration




Positive-NAND Gate With Open-Collector Outputs

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7

Note: The 100000174 is a Schottky device.

Pin Configuration



Quadruple 2-Input Positive-NAND Gate With Open-Collector Outputs


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Positive logic: $Y = \overline{AB}$

Note: The 100000175 is a Schottky device.

Logic Diagram



BCD-To-Decimal Decoder

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Truth Table

In	put	Sta	ate			Οι	ıtr	ut	St	tat	es		•
Α	В	С	D	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
1	0	0	0	1	0	1	1	1	1	1	1	1	1
0	1	0	0	1	1	0	1	1	1	1	1	1	1
1	1	0	0	1	1	1	0	1	1	1	1	1	1
0	0	1	0	1	1	1	1	0	1	1	1	1	1
1	0	1	0	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
1	1	1	0	1	1	1	1	1	1	1	0	1	1
0	0	0	1	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
0	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1


The 100000178 is a gate array for decoding and logic conversion.

This device converts a 4-line input code (with 1-2-4-8 weighting) to a one-of-ten output, as shown in the Truth Table.


Note: The 100000178 is a Schottky device.

PE PO P1 P2 P3 D CP MR Q0 Q1 Q2 Q3 1 15 14 13 12

Pin Configuration



Logic Diagram



High Speed 4-Bit Shift Register With Enable

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Pin Names

The 100000180 High Speed 4-Bit Shift Register is a multifunctional sequential logic block which is useful in a wide variety of register applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial and parallel-parallel data transfers.

This device has three synchronous modes of operation: shift, parallel load and hold (do nothing). The hold capability permits information storage in the register independent of the clock.

The register is fully synchronous with any output change occurring after the rising clock edge. It features edge triggered type characteristics on all inputs (except \overline{MR}), which means there are no restrictions on the activity of these inputs (\overline{PE} , \overline{E} , P_0 , P_1 , P_2 , P_3 , D) for logic operation except for the set up requirements prior to the LOW to HIGH clock transition.

The mode of operation is determined by the two inputs, parallel enable (\overline{PE}) and enable (\overline{E}) , as shown in Table 1. The active LOW enable when HIGH places the register in the hold mode with the register flip-flops retaining their information. When the enable is activated (LOW) the parallel enable (\overline{PE}) determines whether the register operates in a shift or parallel data entry mode.

When the enable is LOW and the parallel enable input is LOW, the parallel inputs are selected and will determine the next condition of the register synchronously with the clock as shown in Table 2. In this mode the element appears as four common clocked D flip-flops. With \overline{E} LOW and the \overline{PE}

Continued....

10000180 Continued

input HIGH the device acts as a 4-bit shift register with serial data entry through the D input shown in Table 3. In both cases the next state of the flipflops occurs after the LOW to HIGH transition of the clock input.

The asynchronous active LOW master reset overrides all inputs and clears the register forcing outputs Q_{0-3} LOW and \overline{Q}_3 HIGH.

To provide for left shift operation, P3 is used as the serial data input and Q0 is the serial data output. The other outputs are tied back to the previous parallel inputs, with Q3 tied to P2, Q2 tied to P₁ and Q₁ tied to P₀.

Table 1 Mode Selection

Me	ode	MR	Ē	PE	P ₀	Р1	P2	Р3	D
	Parallel Load	H	L	L	Parallel Data Entry			ta Entry	Х
	Serial Shift	H	L	н	X	X	Х	Х	Serial Data Entry
Synchronous	Hold	Н	Н	L	х	х	х	х	х
	Hold	Н	Н	н	х	х	Х	х	х
Asynchronous	Reset	L	х	x	All Outputs set LOW				

Table 2 Parallel Data Entry

Po, P1, P2 or P3 Input at tn	Q at tn+1
L	L
H	H

Table 3 Serial Data Entry


D Input at tn	Q0 at tn+1
L	L
H	H

L = LOW Voltage Level H = HIGH Voltage Level

X = Don't Care $t_n = Present State$

 t_n+1 = State after Next Clock

Pin Configuration



Expandable 4-Wide AND-OR Gates


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: Y = AB+CDE+FG+HI+X

Pin Configuration



4-2-3-2-Input AND-OR-INVERT Gates

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

Positive logic: $Y = \overline{ABCD+EF+GHI+JK}$


Note: The 100000182 is a Schottky device.

Pin Configurations

100000185



100000223



Decoders-Demultiplexers

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Function Table - 100000223

	Inp	ıts						Out	puts			
En	able	S	elec	t				<u> </u>	puts	_		
G1	G2*	С	В	Α	Y 0	Y1	Y2	Y 3	Y4	Y 5	Y 6	Y 7
X	Н	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
L	X	X	X	X	Н	H	Н	H	Η	H	H	Н
H	\mathbf{L}	\mathbf{L}	\mathbf{L}	\mathbf{L}	L	H	H	Η	H	H	H	Н
H	Ļ	\mathbf{L}	\mathbf{L}	H	H	L	H	H	H	H	H	н
H	\mathbf{L}	\mathbf{L}	H	\mathbf{L}	H	H	\mathbf{L}	H	H	H	H	Н
H	$\mathbf L$	\mathbf{L}	H	H	H	H	\mathbf{H}	$\mathbf L$	Η	Η	Н	H
H	${f L}$	\mathbf{H}	${f L}$	\mathbf{L}	H	H	H	H	L	H	H	H
H	\mathbf{L}	\mathbf{H}	${f L}$	H	Н	\mathbf{H}	H	H	H	${f L}$	H	Н
Н	${f L}$	H	H	\mathbf{L}	Н	H	H	H	H	H	${f L}$	Н
Н	L	Η	H	H	Н	H	Н	Н	H	H	Н	\mathbf{L}

*G2 = G2A + G2B

H = high level; L = low level; X = irrelevant

Function Table - 100000185 (Each Decoder/Demultiplexer)

Inputs			Outputs			
Enable	Sel	ect				
G	В	A	Y0	Y1	Y2	Y3
Н	X	X	Н	H	Н	Н
L	L	${f L}$	L	H	H	H
L	\mathbf{L}	H	H	${f L}$	H	H
L	H	${f L}$	Н	H	${f L}$	H
L	H	H	H	H	H	L

H = high level; L = low level; X = irrelevant


These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high performance memory systems these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

Continued....


Continued

Logic Diagrams

100000185




100000223




The 100000223 decodes one-of-eight lines, depending on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 100000185 is comprised of two individual two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

Pin Configuration



Logic Symbol



8-Line-to-1-Line Data Selector/Multiplexer

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Truth Table


L	Inputs									Out	puts		
С	В	A	Strobe	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D7	Y	W
X	X	X	1	X	X	X	X	X	X	X	X	0	1
0	0	0	0	0	X	X	X	X	X	X	X	0	1
0	0	0	0	1	X	X	X	X	X	X	X	1	0
0	0	1	0	X	0	X	X	X	X	X	X	0	1
0	0	1	0	x	1,	X	X	X	X	X	X	1	0
0	1	0	0	X	X	0	X	X	X	X	X	0	1
0	1	0	0	X	X	1	X	X	X	X	X	1	0
0	1	1	0	X	X	X	0	X	X	X	X	0	1
0	1	1	0	X	X	X	1	X	X	X	X	1	0
1	0	0	0	X	X	X	\mathbf{X}	0	X	X	X	0	1
1	0	0	0	X	X	X	X	1	X	X	X	1	Õ
1	0	1	0	Х	X	X	X	\mathbf{x}	0	X	X	0	1:
1	0	1	0	X	X	X	X	X	1	X	X	1	0
1	1	0	0	х	X	X	X	X	X	0	X	0	1
1	1	0	0	X	X	X	X	X	X	1	X	1	0
1	1	1	0	X	X	X	X	X	X	X	0	0	1
1	1	1	0	X	X	X	X	X	X	X	1	1	0

Note: When used to indicate an input, X = irrelevant.

The 100000186 is a one-of-eight data selector which performs parallel-to-serial data conversion. The unit incorporates an enable circuit for chip select. This allows multiplexing from N-lines to one-line.


Pin Configuration

100000167 /100000187



Logic Diagram

100000167/100000187



Quadruple 2-Line-To-1-Line Data Selectors/Multiplexers

Pin Designations

$$V_{CC} = Pin 16$$

Gnd = Pin 8

Function Table


	Inputs	Output Y		
Output Control	Select	А В	'167	'187
Н	х	хх	Z	z
L	L	LX	L	н
L	L	нх	н	L
L	Н	хг	L	н
L	Н	хн	H	L

H = high level, L = low level, X = irrelevant, Z = high impedance (off).

These Schottky-clamped multiplexers have three-state outputs which can interface directly with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state), the low impedance of the single enabled output will drive the bus line to a high or low logic level.

This three-state output means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

Pin Configuration



Hex Inverter With Open-Collector Outputs


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$


Positive logic: $Y = \overline{A}$

Note: The 100000188 is a Schottky device.


Logic Symbol



Pin Configuration



Logic Diagram



One-Of-Ten Decoder With Open Collector Output

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Pin Names

 A_0 , A_1 , A_2 , A_3 = Address Inputs $\overline{0}$ to $\overline{9}$ = Outputs, Active LOW*

* An external pull-up resistor is needed to provide HIGH level drive capability.

Truth Table


Ao	A1	A ₂	А3	0	1	$\overline{2}$	3	4	5	<u>6</u>	7	8	9
L	L	L	L	L	H	Н	Н	H	H	Н	Н	Н	Н
Н	L	${f L}$	L	Н	\mathbf{L}	H	Н	H	H	H	H	Н	Н
L	Н	${f L}$	L	H	H	L	H	H	Н	Н	H	Н	Н
Н	H	\mathbf{L}	L	Н	H	H	L	Н	H	Н	Н	Н	Н
L	\mathbf{L}	Н	L	Н	H	H	Н	L	H	н	Н	Н	Н
Н	\mathbf{L}	H	L	H	H	Н	H	H	L	H	H	Н	Н
L	Н	H	L	H	H	H	Н	H	Н	${f L}$	H	H	Н
Н	Н	H	L	H	H	H	Н	H	Н	H	L	H	Н
L	\mathbf{L}	L	н	H	H	H	H	H _.	H	H	H	L	Н
н	\mathbf{L}	${f L}$	н	H	H	H	Н	H	H	H	H	H	L
L	Н	\mathbf{L}	н	H	H	H	Н	H	H	Н	H	Н	Н
Н	Н	L	н	H	H	Н	Н	Н	Н	Н	H	H	H
L	\mathbf{L}	H	н	H	H	Н	Н	H	H	H	H	H	H
Н	\mathbf{L}	H	н	H	H	H	H	H	H	H	H	Н	Н
L	H	H	н	H	H	H	H	H	H	H	H	Н	H
Н	Н	Н	Н	Н	Н	Н	Н	H	Н	Н	H	Н	H

H = HIGH Voltage Level L = LOW Voltage Level


The 100000189 is a multipurpose decoder which accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs. The open collector outputs provide summing of input terms. This device provides the capability in one package to generate and sum any or all of the minterms of three variables, or the first 10-of-16 minterms of four variables.

The logic design ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.


Pin Configuration



Logic Symbol



Functional Block Diagram



High Speed Fully Decoded 256-Bit RAM

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Pin Names:


D_{IN}	Data Input
A ₀ -A ₇	Address Inputs
WE	Write Enable Input
$\overline{\text{CS}}_1$ - $\overline{\text{CS}}_3$	Chip Select
$\overline{\mathrm{D}}_{\mathrm{OUT}}$	Data Output

Truth Table


Chip Select	Write Enable	Operation	Output						
All Low	Low	Write	Complement of data input						
All Low	High	Read	Complement of written data						
One or more High	Don't Care	Hold	High Impedance State						

The 100000190 is a high speed, fully decoded, 256 bit read/write random access memory. The device features three chip-select inputs and a three-state output.

Logic Symbol



Pin Configuration




High Speed Fully Decoded 1024-Bit Read Only Memory

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

The 100000191 is a fully decoded 1024-bit read only memory organized as 256 words by 4 bits.

Logic Symbol



1024-Bit Read Only Memory

Pin Designations


High Speed Electrically Programmable

 $V_{CC} = Pin 16$ Gnd = Pin 8


The 100000192 is a 1024-bit (256 word by 4 bit) electrically programmable ROM. All outputs are low; logic output high levels can be electrically programmed in selected bit locations.

The same address inputs are used for both programming and reading.


Pin Configuration



Pin Configuration



Functional Block Diagram



Timer

Pin Designations


Ground
 Trigger
 Output
 Reset
 Control Voltage
 Threshold
 Discharge
 V_{CC}

The 100000193 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. Additional terminals are provided for triggering or resetting, if desired.


In the time delay mode of operation, the time is precisely controlled by one external resistor and one capacitor. For a stable operation as an oscillator, the free-running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor.

The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA or drive TTL circuits.

Pin Configuration



Schematic Diagram



Quad MOS Clock Driver


Logic Diagram/Pin Designations

$$V_{SS} = Pin 14$$

$$V_{GG} = Pin 7$$

The 100000194 is a monolithic quad driver designed primarily for use as a 1 MOS clock driver. It can be driven by high current TTL buffers or drivers, either directly or through input coupling capacitors, if level shifting is required.

Pin Configuration



10000337 8-Input Positive-NAND Gate

Logic Diagram/Pin Designations

 V_{CC} = Pin 14


Gnd = Pin 7

NC = No internal

connection

Positive logic: $Y = \overline{ABCDEFGH}$

Pin Configuration



Quadruple 2-Input Positive-NOR Buffers With Open-Collector Outputs


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$

Positive logic: $Y = \overline{A+B}$

Pin Configuration



Monostable Multivibrator

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Truth Table

t _n	t _n Input			1 Inp	Output	
A ₁	A_2	В	A ₁	A ₂	В	
Н	Н	L	H	H	Н	Inhibit
L	X	H	L	X	\mathbf{L}	Inhibit
X	\mathbf{L}	Η	X	\mathbf{L}	\mathbf{L}	Inhibit
L	X	\mathbf{L}	L	X	H	One Shot
X	\mathbf{L}	\mathbf{L}	X	\mathbf{L}	H	One Shot
H	H	H	X	L	H	One Shot
H	H	H	L	X	H	One Shot
X	${f L}$	\mathbf{L}	X	H	L	Inhibit
L	X	L	H	X	\mathbf{L}	Inhibit
X	${f L}$	H	Н	H	H	Inhibit
L	X	H	H	H	H	Inhibit
H	H	\mathbf{L}	X	\mathbf{L}	\mathbf{L}	Inhibit
H	H	L	L	X	L	Inhibit

$$\begin{array}{l} H = V_{IH} \geq 2V \\ L = V_{IL} \leq 0.8V \end{array}$$

Notes:

- 1. t_n = time before input transition.
- 2. t_{n+1} = time after input transition.
- 3. X indicates that either a High or Low may be present.
- 4. NC = No internal connection.
- 5. A₁ and A₂ are negative edge triggered-logic inputs and will trigger the one shot when either or both go to Low level with B at High level.
- 6. B is a positive Schmitt-trigger input for slow edges or level detection and will trigger the one shot when B goes to High level with either A₁ or A₂ at Low level. (See Truth Table.)
- 7. External timing capacitor may be connected between pin 10 (positive) and pin 11. With no external capacitance, an output pulse width of typically 30ns is obtained.
- 8. To use the internal timing resistor ($2k\Omega$ nominal), connect pin 9 to pin 14.
- 9. To obtain variable pulse width, connect external variable resistance between pin 9 and pin 14. No external current limiting is needed.
- 10. For accurate repeatable pulse widths, connect an external resistor between pin 11 and pin 14 with pin 9 open-circuit.

Continued....

DGC PROPRIETARY - This manual contains proprietary information of Data General Corporation (DGC) revealed for the limited purpose only to service DGC equipment on the express condition that the information herein shall not be disclosed to others, and shall not be reproduced in whole or in part, or used in whole or in part as the basis for manufacture or sale of items, without written permission.

100000197

Continued


The 100000197 is a TTL Monostable Multivibrator with dc triggering from positive or gated negative going inputs and with inhibit facility. Both positive and negative going output pulses are provided with full fan out to 10 normalized loads.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the B input allows jitter-free triggering from inputs with transition times as slow as 1.0 V/s, providing the circuit with noise immunity of typically 1.2V. A high immunity to V_{CC} noise of typically 1.5V is also provided by internal latching circuitry.


Once fired, the outputs are independent of further transitions on the inputs and are a function only of the timing components. Input pulses may be of any duration relative to the output pulse. Output pulse lengths may be varied from 40ns to 40s by choosing appropriate timing components. With no external timing components (i.e., pin 9 connected to pin 14, pins 10, 11 open) an output pulse of typically 30ns is achieved which may be used as a dc triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length.

Jitter-free operation is maintained over the full temperature and V_{CC} range for more than six decades of timing capacitance (10pF to $10\mu F$) and more than one decade of timing resistance (2k Ω to 40k Ω). Throughout these ranges, pulse width is defined by the relationship $t_{p(out)}$ = C_T , $R_T \log_e 2$. Duty cycles as high as 90% are achieved when using R_T = 40k Ω . Higher duty cycles are achievable if a certain amount of pulse-width jitter is allowed.

Pin Configuration



Logic Diagram



Synchronous 4-Bit Counter

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

This synchronous, presettable 4-bit binary counter features an internal carry look-ahead for application in high-speed counting schemes.

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four J-K master-slave flip-flops on the rising (positive-going) edge of the clock input waveform.


This counter is fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input should be avoided when the clock is low if the enable inputs are high at or before the transition. The clear function is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000(LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the carry output. The carry output thus enabled will produce a positive output pulse with a duration approximately equal to the positive portion of the QA output. This positive overflow carry pulse can be used to enable successive cascaded stages. High-to-low transitions at the enable P or T inputs should occur only when the clock input is high.


100000199 100000200 100000204 100000205

Pin Configurations

100000199/100000204



100000200/100000205



Functional Block Diagrams

Hex-Quadruple D-Type Flip-Flops with Clear

Note: 100000199 and 100000204 - Hex

100000200 and 100000205 - Quadruple

Pin Designations

100000199 and 100000204

 $V_{CC} = Pin 16$

Gnd = Pin 8

100000200 and 100000205

 $V_{CC} = Pin 16$

Gnd = Pin 8

Function Table (Each Flip-Flop)

Iı	Inputs				
Clear	Clock	D	Q	$\overline{\mathbb{Q}}*$	
L H H	X † † L	X H L X	L H L Qo	Н L <u>Н</u> Q 0	

Notes:

H = high level (steady state)

L = low level (steady state)

X = irrelevant

= transition from low to high level

Q₀ = the level of Q before the indicated steady state input conditions were established.


= Type 100000200 and 100000205 only.

These monolithic, positive-edge-triggered flipflops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the Quadruple devices feature complementary outputs from each flip-flop.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Note: The 100000204 and 100000205 are Schottky devices.

Pin Configuration



Logic Diagram



Quadruple 2-Input Multiplexer With Storage

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Function Table

Inpu	Inputs			Outputs				
Word Select	Clock	$Q_{\mathbf{A}}$	$Q_{\mathbf{B}_{c}}$	$Q_{\mathbb{C}}$	Q_{D}			
L	↓	a1	b1	c1	d1			
Н	1	a2	b 2	c2	d2			
X	Н	Q_{A0}	$\mathbf{Q_{B0}}$	Q_{C0}	$\mathbf{Q_{D0}}$			

Notes:

H = high level (steady state).

L = low level (steady state).

X = irrelevant (any input, including transitions).

= transition from high to low level.


a1, a2, etc. = the level of steady-state input at A1, A2, etc.

 Q_{A0} , Q_{B0} , etc. = the level of Q_A , Q_B , etc., entered on the most recent \downarrow transition of the clock input.

This monolithic quadruple two-input multiplexer with storage provides essentially the equivalent functional capabilities of two separate MSI functions (100000240 and 100000200) in a single 16-pin package.

When the word-select input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to word select will cause the selection of word 2 (A2, B2, C2, D2). The selected word is clocked to the output terminals on the negative-going edge of the clock pulse.

Pin Configuration



13-Input Positive-NAND Gate

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8


Positive logic: $Y = \overline{ABCDEFGHIJKLM}$

Note: The 100000203 is a Schottky device.


100000199 100000200 100000204 100000205

Pin Configurations

100000199/100000204



100000200/100000205



Functional Block Diagrams

Hex-Quadruple D-Type Flip-Flops with Clear

Note: 100000199 and 100000204 - Hex 100000200 and 100000205 - Quadruple

Pin Designations

100000199 and 100000204

 $V_{CC} = Pin 16$ Gnd = Pin 8

100000200 and 100000205

 $V_{CC} = Pin 16$ Gnd = Pin 8

Function Table (Each Flip-Flop)

Iı	Inputs				
Clear	Clock	D	Q	$\overline{Q}*$	
L	X	X	L	Н	
H H	†	H L	H L	L H	
H	L	X	Q_0	\overline{Q}_0	

Notes:

H = high level (steady state)

L = low level (steady state)

X = irrelevant

= transition from low to high level

Q₀ = the level of Q before the indicated steady state input conditions were established.


* = Type 100000200 and 100000205 only.

These monolithic, positive-edge-triggered flipflops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the Quadruple devices feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Note: The 100000204 and 100000205 are Schottky devices.

Logic Diagram



4-Bit Quad Exclusive-NOR

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$


Truth Table

A	В	f
0	0	1
1	0	0
0	1	0
1	1	1


The 100000206 contains four independent Exclusive-NOR gates which may be used to implement digital comparison functions. The device outputs are open collector to facilitate implementation of multiple-bit comparisons; a 4-bit comparison is made by connecting the outputs of the four independent gates together.

Note: The 100000206 is a Schottky device.

Pin Configuration



Logic Diagram



9-Bit Parity Generator and Checker

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Logic Equations:

$$P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9$$

$$Even =$$


$$\frac{\text{Even} = \\ \text{P}_1 \oplus \text{P}_2 \oplus \text{P}_3 \oplus \text{P}_4 \oplus \text{P}_5 \oplus \text{P}_6 \oplus \text{P}_7 \oplus \text{P}_8 \oplus \text{P}_9}{\text{P}_1 \oplus \text{P}_2 \oplus \text{P}_3 \oplus \text{P}_4 \oplus \text{P}_5 \oplus \text{P}_6 \oplus \text{P}_7 \oplus \text{P}_8 \oplus \text{P}_9}$$

The 100000207 9-Input Parity Generator/Parity Checker is an ultra high speed Schottky MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided. An INHIBIT input is provided to disable both outputs of the device. (A logic 1 on the INHIBIT input forces both outputs to a logic 0).


When used as a Parity Generator, the 100000207 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the device acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

Logic Diagram



Functional Block Diagram



256-Bit Bipolar Programmable ROM (32 × 8 PROM)

Logic Diagram/Pin Designations


 $V_{CC} = Pin 16$

Gnd = Pin 8


The 100000208 is a Bipolar 256-Bit Read Only Memory organized as 32 words by 8 bits per word. A chip enable line is provided, and the outputs are Tristate to allow for memory expansion capability.

Note: The 100000208 is a Schottky device.


Logic Symbol



Pin Configuration



Logic Diagram



16-Bit Associative-Content Addressable Memory

Logic Diagram/Pin Designations

 $V_{CC} = Pin 24$ Gnd = Pin 12

The 100000211 is a high speed 16-bit associative random access memory. It is a linear select 4-word by 4-bit array which performs the equality search on all bits in parallel.

With the bit enable lines $(\overline{E}_0 - \overline{E}_3)$ LOW, the outputs $(M_0 - M_3)$ go HIGH if associated stored data matches the descriptor bits $(\overline{D}_0 - \overline{D}_3)$. If a bit enable line is held HIGH, a match is forced on the corresponding bit in all the words regardless of the state of the descriptor bit $(\overline{D}_0 - \overline{D}_3)$. An inverter is connected to the match output M_0 to give its negation \overline{M}_0 .


A word is addressed by having an active LOW on the appropriate address line $(\overline{A_0} - \overline{A_3})$. Any number of words may be addressed simultaneously.

Data can be written into the memory through the data inputs $(\overline{D}_0 - \overline{D}_3)$ under control of the address inputs and the appropriate bit enable $(\overline{E}_0 - \overline{E}_3)$ when the write enable $(\overline{W}E)$ is LOW.


Reading can occur either during an equality search or a write operation. If a single word is addressed that word will appear at the data outputs $(\overline{O}_0 - \overline{O}_3)$. If multiple addressing is used, the word appearing at the data output is the AND (positive logic) or the OR (negative logic) of the addressed words.

All outputs are uncommitted collectors allowing maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of many of these devices can be tied together. In other applications the wired-OR is not used. In either case, an external pull up resistor must be used to attain a HIGH at an output.


Pin Configuration



Schematic



Block Diagram



2048-Bit MOS LSI Random Access Memory

The 100000214 is a dynamic MOS random access memory device which utilizes the gate capacitance of a MOS device as a storage medium. The storage cell consists of the storage device T_1 , the read select device T_2 and the write select device T_3 .

The cycle begins with the negative transition of clock 1. During this time precharge is taking place. In addition, the address inputs, which must be stable during the last 65ns of clock 1 are inverted and amplified. At the end of clock 1 the internal address lines become stable. One of 64 row decoders and one of 32 column decoders are activated during t_{12} , the clock 1 to clock 2 delay time.

Clock 2, the read clock, is channeled by the decoders to the addressed column where T₂, the read select device, is turned on. The condition of the storage device T₁, (on or off) can now be sensed by the bit sense line. The addressed bit sense line is multiplexed to the I/O control circuit which then generates the Data Out. Data In, which must be valid 50ns before clock 3, is conditioned and amplified in the I/O control circuit. During clock 3, the write driver transmits the input data through the multiplexer to the addressed bit sense line.

Clock 3, the write clock, is channeled by the decoders to the addressed column where T_3 , the write select device, is turned on. Any information on the bit sense line is, therefore, transferred to the C_S , the gate capacitance of the storage device.

The refresh cycle consists of clock 1, clock 2 and clock 3. Clock 1 precharges the bit sense line. Clock 2 senses the status of the storage device T_1 , which is operating in the inverter mode, and places the inverted state of the storage device on the bit sense line. Clock 3, by turning on T_3 , transfers the information from the bit sense line to the storage device. Note, each refresh cycle will result in the inversion of the stored data. To refresh all 2048 cells, each of the 32 columns must be selected for a refresh cycle by exercising all 32 combinations of the low order addresses $(A_0 - A_4)$.

The read cycle may consist only of clock 1 and clock 2. Since each refresh cycle inverts the data in the storage cells in an accessed column, a control circuit, the Data Control Register, is used. The Data Control Register, which is basically another set of memory cells, is slaved

Continued

Continued

to the memory array. The state of the Data Control Register will provide information as to whether a column of storage cells is in a noninverting or inverting state.


Clock 1 of the read cycle precharges the device. Clock 2 is transmitted by the column decoders to the addressed column. At this time, data from both the storage cell and the Data Control Register is sensed. The row multiplexer transfers the data from the addressed row to the I/O Control circuit. In the I/O Control circuit, an exclusive-OR function of the data from the memory array and the Data Control Register is performed. The output of the exclusive-OR is then amplified and presented to the Data Out pin. The output data is held in a register until the initiation of the next memory cycle. A new memory cycle may begin 20ns after clock 2 has returned to a positive state. The 100000214 is a non-inverting device; i.e., TTL "high" Data-In will result in an output high current.

The write cycle consists of clock 1, clock 2 and clock 3. During clock 1 the precharge operation takes place. During clock 2 the Data Control Register is read to determine whether the accessed column is in a true or inverted state. At the beginning of clock 3 the exclusive-OR function of Data-In and the content of the Data Control Register is performed in the I/O Control circuit. The output of the input exclusive-OR is then amplified and transmitted to the addressed cell by the write-driver. A new memory cycle may begin 20ns after clock 3 has returned to the positive state.

100000140 100000141 100000142 100000148 100000149 100000215 100000216 100000217 100000218 100000219 100000269 100000270 100000271 100000272 100000273 100000274 100000275 100000276 100000277 100000278 100000279 100000280 100000499 100000500

Pin Configuration O I 1 16 V_{CC} O 2 2 15 CE O 3 3 14 A₄ O 4 4 13 A₃ O 5 6 6 11 A₁ O 7 7 10 A₀ GND 8 9 08

Functional Block Diagram



256-Bit Bipolar Read Only Memory


Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

These high speed, electrically programmable, fully decoded TTL bipolar 256-bit read only memories are organized as 32 words by 8 bits.


Memory expansion is simple; three-state outputs are provided on the 100000215; uncommitted collector outputs are provided on all other devices. Each device has on-chip address decoding and chip enable. The memory is fabricated with all logic level zeroes(low); logic level ones (high) can be electrically programmed in the selected bit locations. The same address inputs are used for both programming and reading.

Logic Diagram



Circuit Schematic

1/2 OF CIRCUIT SHOWN†



†Other half of circuit omits expander inputs.

Expandable Dual 2-Wide 2-Input AND-OR-Invert Gate

Logic Diagram

Positive Logic:

$$8 = (9 \cdot 10) + (13 \cdot 1) + (Expanders)$$


Negative Logic:

$$8 = (9 + 10) \cdot (13 + 1) \cdot (Expanders)$$

One side of this dual device consists of two 2-input AND gates ORed together and driving an output inverter. The other side consists of two 2-input gates ORed together, driving an output inverter, and the ORing nodes are available for expansion.

100000222

Pin Configuration



Dual Retriggerable Monostable Multivibrator with Clear

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Truth Table

In	Inputs				
Clear	Α	В	Q	$\overline{\mathbf{Q}}$	
L	X	X	L	H	
x	H	X	L	H	
x	X	${f L}$	L	H	
Н	\mathbf{L}	†	T	v	
н	1	н	7.	工	
_ †	L	н	7.	T	

Notes:

H = high level (steady state).

L = low level (steady state).

† = transition from low to high level.

↓ = transition from high to low level.

 \bot = one high-level pulse.


□ one low-level pulse.

X = irrelevant (any input, including transitions).


An external timing capacitor may be connected between C_{ext} and R_{ext}/C_{ext} (positive).

Pin Configurations

100000185



100000223



Decoders-Demultiplexers

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Function Table - 100000223

	Inp	ıts						Out	nuts			
En	able	S	elec	t				<u> </u>	put			
G1	G2*	С	В	Α	Y0	Y1	Y2	Y 3	Y4	Y 5	Y6	Y 7
X	Н	X	X	X	Н	H	Н	Н	Н	Н	Н	Н
L	X	X	X	X	Н	H	H	H	H	H	H	Н
Н	\mathbf{L}	${f L}$	$\mathbf L$	\mathbf{L}	L	H	Н	H	Н	H	H	Н
Н	\mathbf{L}	\mathbf{L}	\mathbf{L}	H	H	${f L}$	H	H	H	H	H	Н
H	\mathbf{L}	${f L}$	H	\mathbf{L}	H	H	\mathbf{L}	H	Η	Н	H	H
H	L	L	H	H	H	H	H	\mathbf{L}	H	H	H	Η
H	L	H	\mathbf{L}	\mathbf{L}	H	H	H	H	L	H	H	H
Н	\mathbf{L}	Η	\mathbf{L}	Н	Н	H	H	H	H	L	H	Н
H	L	Η	H	\mathbf{L}	H	Η	H	H	H	H	\mathbf{L}	H
Н	L	Η	H	Н	H	Н	Н	Н	Н	H	H	L

*G2 = G2A + G2B

H = high level; L = low level; X = irrelevant

Function Table - 100000185 (Each Decoder/Demultiplexer)

Inputs				Out	outs	
Enable	Sel	ect				
G	В	Α	Y0	Y1	Y2	Y3
H	X	X	Н	H	Н	Н
L	${f L}$	$\mathbf L$	L	H	H	H
L	$\mathbf L$	H	H	${f L}$	H	H
L	H	${f L}$	H	H	\mathbf{L}	H
L	_H_	H	H	H	H	$_{ m L}_{ m _}$

H = high level; L = low level; X = irrelevant

These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high performance memory systems these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.


Continued....

Continued

Logic Diagrams

ENABLE 1G (1) (5) 1Y1 SELECT INPUTS (18 (3) (11) 2Y1 SELECT INPUTS (2A (14) 2Y2 SELECT INPUTS (2B (13) (9) 2Y3


100000223




The 100000223 decodes one-of-eight lines, depending on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 100000185 is comprised of two individual two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

Pin Configuration



Functional Diagram



16-Channel Analog Multiplexer Complementary MOS (CMOS)

Decode Truth Table


А3	A ₂	A1	A ₀	En	On Switch
Х	Х	х	х	0	None
0	0	0	0	1	1
0	0	0	1	1	2
0	0	1	0	1	3
0	0	1	1	1	4
0	1	0	0	1	5
0	1	0	1	1	6
0	1	1	0	1	7
0	1	1	1	1	8
1	0	0	0	1	9
1	0	0	1	1	10
1	0	1	0	1	11
1	0	1	1	1	12
1	1	0	0	1	13
1	1	0	1	1	14
1	1	1	0	1	15
1	1	1	1	1	16

Logic ''1'' =
$$V_{AH} > 2.4V$$

Logic ''0'' =
$$V_{AT_i} < 0.8V$$


The 100000224 is a single-pole 16-position (plus OFF) electronic switch array which employs 16 pairs of complementary MOS (CMOS) field-effect transistors designed to function as analog switches. In the ON condition each switch will conduct current in either direction; in the OFF condition each switch will block voltages up to 30V peak-to-peak. The ON-OFF state of each switch is controlled by drivers, which are in turn controlled by a 4-bit binary word input plus an Enable-Inhibit input. The truth table shows the binary word required to select any one of the 16 switch positions, provided a positive logic "1" is present at the Enable input. With logic "0" at the Enable input all switches will be OFF. The logic decoder and the Enable inputs will recognize voltages between -0.3 and 0.8V as logic "0" voltages, and voltages between 2 and 15V as logic "1" voltages. The input can thus be directly interfaced with TTL, DTL, RTL, CMOS and certain special P-MOS circuits. Switch action is break-before-make.

Pin Configuration



V₁ COMMON TO SUBSTRATE

Functional Diagram



8-Channel Differential Analog Multiplexer Complementary MOS (CMOS)

Decode Truth Table


A2	A1	A ₀	En	On Switch Pair
X	x	Х	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

Logic "1" =
$$V_{AH} > 2.4V$$


Logic "0" =
$$V_{AL} < 0.8V$$

The 100000225 is a double-pole 8-position (plus OFF) electronic switch array which employs 16 pairs of complementary MOS (CMOS) field-effect transistors designed to function as analog switches. In the ON condition each switch will conduct current in either direction; in the OFF condition each switch will block voltages up to 30V peak-to-peak. The ON-OFF state of each switch is controlled by drivers, which are in turn controlled by a 3-bit binary word input plus an Enable-Inhibit input. The truth table shows the binary word required to select any one of the eight switch positions, provided a positive logic "1" is present at the Enable input. With logic "0" at the Enable input all switches will be OFF. The logic decoder and the Enable inputs will recognize voltages between -0.3 and 0.8V as logic "0" voltages, and voltages between 2 and 15V as logic "1" voltages. The input can thus be directly interfaced with TTL, DTL, RTL, CMOS and certain special P-MOS circuits. Switch action is break-before-make.


Pin Configuration



Logic Symbol



Block Diagram



High Speed Fully Decoded 64-Bit Memory

Pin Designations

$$V_{CC} = Pin 16$$
 $Gnd = Pin 8$

Pin Names

D ₁ -D ₄	Data Inputs
A ₀ -A ₃	Address Inputs
$\overline{\text{WE}}$	Write Enable
<u>CS</u>	Chip Select Input
$\overline{o_1}$ - $\overline{o_4}$	Data Outputs
v _{CC}	Power $(+5V)$


The 100000226 is a high speed, fully decoded 64-bit random access memory, using Schottky barrier diode clamped transistors. Organization is 16 words by 4 bits.

An unselected chip will not generate noise at its output during writing of a selected chip. The output is held high on an unselected chip regardless of the state of the read/write signal.

The storage cells are addressed through an onchip 1 of 16 binary decoder using four input address leads.

A separate Chip Select lead allows selection of an individual package when outputs are OR-tied. In addition to the address leads and the Chip Select lead, there is a write input which allows data presented at the data leads to be entered at the addressed storage cells.

Logic Diagram



Presettable High Speed Binary Counter

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Truth Table

Input	A ₀	В ₀	C ₀	D_0
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0 .
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1

The 100000080 Presettable High Speed Binary Counter may be connected as a divide-by-two, four, eight or sixteen counter.


This device has strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. This unit is provided with a reset input which is common to all four bits. A "0" on the reset lines produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse.


Note: The 100000227 is a Schottky device.

100000228 100000247 100000238 100000154 100000117


Pin Configurations




100000247/100000238



100000154



100000117



Dual Peripheral Drivers

 $V_{CC} = Pin 8$ Gnd = Pin 4

Truth Tables

100000247 and 100000238

Positive logic: AB=X

Α	В	Output X*
0	0	0
1	0	0
0	1	0
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000154

Positive logic: $\overline{AB}=X$

A	В	Output X*
0	0	1
. 1	0	1
0	1	1
1	1	0

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000117

Positive logic: A + B = X

Α	В	Output X*
0	0	0
1	0	1
0	1	1
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A


100000228 Truth Table

Α	В	X
0	0	1
0	1	0
1	0	0
1	1	0

These devices are general purpose dual peripheral drivers, each capable of sinking two independent 300mA loads to ground. In the off state (or with $V_{\rm CC}$ = 0V) the outputs will withstand 30V. Inputs are fully DTL/TTL compatible.

100000118 100000229 100000298 100000299

Pin Configuration



Dual Sense Amplifiers

Logic Diagram/Pin Designations

 $V_{CC+} = Pin 16$

 $V_{CC} = Pin 8$

Gnd 1 = Pin 9

Gnd 2 = Pin 13

NC = No internal connection

Positive logic: $W = \overline{AS}$

Truth Table


Inp	uts	Output
Α	S	W
Н	Н	L
L	X	Н
Х	L	Н_

Definition of logic levels:


Input	Н	L	Х	
A*	$v_{ID} \geqslant v_{Tmax}$	$v_{ID} \leqslant v_{Tmin}$	Irrelevant	
S	$V_{\rm I} \geqslant V_{\rm IHmin}$	$v_{ m I} < v_{ m ILmax}$	Irrelevant	

* A is a differential voltage (V_{ID}) between A1 and A2. For these circuits, V_{ID} is considered positive regardless of which terminal is positive with respect to the other.

Pin Configuration



Functional Block Diagram




Dual Peripheral Driver

Pin Designations


V+ = Pin 14


V- = Pin 8

Gnd = Pin 7



Functional Block Diagram





Schematic

1024-Bit Field Programmable Bipolar PROM

Pin Designations


 $V_{CC} = Pin 16$

Gnd = Pin 8


The 100000232 is a fully decoded, high speed, 1024-bit, field programmable ROM, organized as 256 words by 4 bits per word. The device has an open collector output.

This PROM is supplied with all bits storing a logical "1" (output high) and can be selectively programmed for a logical "0" (output low). The addressing scheme for programming and reading the information in the system is the same.

Pin Configuration



Logic Diagram



Quadruple 2-Line-To-1-Line Data Selector/Multiplexer

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Positive logic:

Low logic level at S selects A inputs. High logic level at S selects B inputs.

Function Table

	Inputs			Output
Strobe	Select	Α	В	Y
Н	X	X	X	L
L	${f L}$	\mathbf{L}	X	L
L	${f L}$	H	X	H
${f L}$	H	X	\mathbf{L}	L
L	H	X	H	H


Notes:

H = high level; L = low level; X = irrelevant.


These monolithic data selectors/multiplexors contain inverters and drivers to supply full onchip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. These devices present true data.

Note: The 100000233 is a Schottky device.

Pin Configuration



Typical Clear, Load, Right-Shift, Left-Shift, Inhibit, and Clear Sequences



4-Bit Bidirectional Universal Shift Registers

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Function Table

	INPUTS							OUT	PUTS				
	MO	DE	CI OCK	SERIAL		P	ARA	LLE	L	_	_		_
CLEAR	S ₁	S ₀	CLOCK	LEFT	RIGHT	Α	В	С	D	QA	σ_{B}	a_{c}	αD
L	×	х	х	×	Х	Х	Х	Х	Х	L	L	L	L
н	×	×	L	×	х	x	Х	Х	Х	Q _{A0}	α_{B0}	Q_{C0}	Q_{D0}
н	н	н	t	×	х	а	b	c	d	а	b	с	d
н	L	н	1	×	н	Х	X	Х	Х	н	Q_{An}	Q_{Bn}	α_{Cn}
н	L	н	î	×	L	х	Х	X	X	L	Q_{An}	Q_{Bn}	Q_{Cn}
н	н	L	1	H	X	Х	Х	Х	X	QBn	Q_{Cn}	Q_{Dn}	н
н	н	L	t	L	×	х	X	Х	Х		Q_{Cn}		L
н	L	L	x	×	X	×	×	X	×	Q _A 0	Q_{B0}	a_{C0}	Q_{D0}

H = high level (steady state).

L = low level (steady state).

X = irrelevant (any input, including transitions).

† = transition from low to high level.

a, b, c, d = the level of steady-state input at inputs A, B, C or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C or Q_D , respectively, before the indicated steady-state input conditions were established.

Note: The 100000234 is a Schottky device.

The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation:

Parallel (Broadside) Load

Shift Right (in the direction Q_A toward Q_D)

Shift Left (in the direction Q_D toward $\mathsf{Q}_A)$

Inhibit Clock (Do nothing)

Continued....

Continued


Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S_0 and S_1 , high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S₀ is high and S_1 is low. Serial data for this mode is entered at the shift-right data input. When S_0 is low and S_1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the flip-flop is inhibited when both mode control units are low. The mode controls of the 100000135 should be changed only while the clock input is high.

Logic Diagrams

100000135




100000234



o dynamic input activated by a transition from a high level to a low level

100000235 100000327 100000339

Pin Configuration



Triple 3-Input Positive-NAND Gate


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Positive logic: $Y = \overline{ABC}$

Note: The 100000235 is a Schottky device.

Logic Diagram



2-Input, 4-Bit Digital Multiplexer

Logic Diagram/Pin Designations

$$V_{CC} = Pin 16$$

$$Gnd = Pin 8$$

Truth Table

s_0	s_1	f _n
0	0	B
1	0	Ā
0	1	B
1	1	1


This 2-Input, 4-Bit Digital Multiplexer features inverting data paths.

The 100000236 has open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as forty four-bit words can be multiplexed by using twenty of these devices in the WIRED-AND mode.

The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

Note: The 100000236 is a Schottky device.

Pin Configuration



Triple 3-Input Positive-AND Gate

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Positive logic: Y = ABC


Note: The 100000237 is a Schottky device.

100000228 100000247 100000238 100000154 | 100000117


Pin Configurations




100000247/100000238



100000154





Dual Peripheral Drivers

 $V_{CC} = Pin 8$ Gnd = Pin 4

Truth Tables

100000247 and 100000238

Positive logic: AB=X

Α	В	Output X*
0	0	0
1	0	0
0	1	0
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000154

Positive logic: $\overline{AB}=X$

A	В	Output X*
0	0	1
1	0	1
0	1	1
1	1	0

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000117

Positive logic: A + B = X

A	В	Output X*
0	0	0
1	0	1
0	1	1
1	1	1


*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000228 Truth Table


A	В	X
0	0	1
0	1	0
1	0	0
1	1	0

These devices are general purpose dual peripheral drivers, each capable of sinking two independent 300mA loads to ground. In the off state (or with $V_{\rm CC}$ = 0V) the outputs will withstand 30V. Inputs are fully DTL/TTL compatible.

Pin Configuration



Logic Diagram



Quadruple 2-Line-To-1-Line Data Selector/Multiplexer

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Positive logic:

Low logic level at S selects A inputs. High logic level at S selects B inputs.

Function Table

	Inputs						
Strobe	Select	Α	В	Y			
Н	X	X	X	L			
L	${f L}$	${f L}$	\mathbf{x}	L			
L	${f L}$	H	X	H			
L	H	X	\mathbf{L}	L			
L	H	X	H	н			


Notes:

H = high level; L = low level; X = irrelevant.


These monolithic data selectors/multiplexors contain inverters and drivers to supply full onchip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. These devices present true data.

Note: The 100000233 is a Schottky device.

Pin Configuration



Functional Block Diagram



256-Bit Read-Write Memory With 3-State Outputs

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Positive logic:

Data out is complement of data which was applied at data input.

Function Table

	runction_rable					
ı		Inpu		*		
1		Memory	Write	7,		
ı	Function	Enable*	Enable	Output		
	Write (Store complement of data)	L	L	High Impedance		
	Read	L	Н	Stored Data		
	Inhibit	Н	X	High Impedance		

H = high level

L = low level

X = irrelevant

* For memory enable:

L = all ME inputs low

H = one or more ME inputs high

This 256-bit active-element memory is a monolithic TTL array organized as 256 words of one bit each. It is fully decoded and has three gated memory-enable inputs to simplify decoding required to achieve the desired system organization. The memory-enable circuitry is implemented with minimal delay times to compensate for added system decoding.

Write Cycle

The complement of the information at the data input is written into the selected location when all memory-enable inputs and write-enable input are low. While the write enable input is low, the output is in the high-impedance state. When a number of outputs are bus-connected, this high-impedance output state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.

Read Cycle

The stored information (complement of information applied at the data input during the write Continued

Continued

cycle) is available at the output when the writeenable input is high and the three memory-enable inputs are low. When any one of the memory enable inputs is high, the output will be in the highimpedance state.


The high capacitive drive capability of the three-state bus-connectable output permits expansion up to 66, 304 words of N-bits without additional output buffering. The functional capability of the output being at a high impedance during writing and the data input being inhibited during reading means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

Word Capacity Vs. Loads

Loads	Maximum Number of Common Outputs	Maximum Number of Words
1	259	66, 304
2	220	56, 320
3	180	46, 080
4	140	35, 840
5	100	25, 600
6	60	15, 360
7	20	5, 120

Note: The 100000241 is a Schottky device.

Pin Configuration



Four Channel Programmable Amplifier


Truth Table

D ₁	D_0	EN	Selected Channel
L	L	Н	1
L	H	H	2
Н	L	H	3
Н	H	Н	4
x	X	${f L}$	None


This operational amplifier has four identical input stages, any one (or none) of which may be electronically connected to the single output stage. The "ON" channel is selected through DTL/TTL compatible address inputs. The unselected amplifier inputs are effectively "floating".

This device can be used as an analog signal selector, sampler or multiplexer with built in buffering or signal conditioning. By connecting different feedback networks from the output to each input pair, it can be used as a single or multiple channel amplifier with programmable feedback characteristics.

Pin Configuration




Schematic



Wide Band, High Impedance Operational Amplifier

This operational amplifier has very low input bias current and is intended for use as a high impedance comparator and a wide band amplifier. The device provides very high gain, very high slew rate and output short circuit protection.

Pin Configuration




High Slew Rate F.E.T. Input Operational Amplifier

This operational amplifier combines very high slew rate and wide bandwidth with ultra-low input current and high input resistance.

The device may be operated inverting or non-inverting. External compensation is required only when operated at closed loop gains less than three. An internal feedback capacitor is provided to cancel phase shift in the feedback loop due to input capacitance.

Functional Block Diagram



1024-Bit Bipolar Programmable ROM (256 × 4 PROM, Open Collector)

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8


The 100000245 is a Bipolar 1024 Bit Read Only Memory organized as 256 words by 4 bits per word, with open collector outputs. This device is field-programmable.

Two chip enable lines are provided and the outputs are bussable to allow for memory expansion capability.


Note: The 100000245 is a Schottky device.


100000228 100000247 100000238 100000154 100000117


Pin Configurations



100000247/100000238







Dual Peripheral Drivers

 $V_{CC} = Pin 8$ Gnd = Pin 4

Truth Tables

100000247 and 100000238

Positive logic: AB=X

A	В	Output X*
0	0	0
1	0	0
0	1	0
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000154

Positive logic: $\overline{AB}=X$

A	В	Output X*
0	0	1
1	0	1
0	1	1
1	1	0

*''0'' Output \leq 0.7V ''1'' Output < 100 μ A

100000117

Positive logic: A + B = X

Α	В	Output X*
0	0	0
1	0	1
0	1	1
1	1	1


*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

100000228 Truth Table

Α	В	X
0	0	1
0	1	0
1	0	0
1	1	0

These devices are general purpose dual peripheral drivers, each capable of sinking two independent 300mA loads to ground. In the off state (or with $V_{\rm CC}$ = 0V) the outputs will withstand 30V. Inputs are fully DTL/TTL compatible.

Pin Configuration




Sense Amplifier

Pin Designations

V+ = Pin 16 V- = Pin 8 Gnd 1 = Pin 9 Gnd 2 = Pin 13

These dual core sense amplifiers convert bipolar millivolt-level memory sense signals to saturated logic levels. The design employs a common reference input which allows the input threshold voltage level of both amplifiers to be adjusted. Separate strobe inputs provide time discrimination for each channel. Logic inputs and outputs are DTL/TTL compatible.

Pin Configuration




Positive-NAND Gate

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7

Note: The 100000249 is a Schottky device.

Pin Configuration



Quad Exclusive-OR Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 16$$
Gnd = Pin 8

Truth Table


A	В	Z	$\overline{\mathbf{Z}}$
L	L	L	H
L	Н	Н	L
н	L	Н	L
Н	Н	L	Н

H = High Voltage LevelL = Low Voltage Level


The exclusive OR gate produces an output when the inputs are complementary. Two gates have an additional inverted output which provides directly a compare capability. The Boolean expressions for the gates are: $Z = A\overline{B} + \overline{A}B$; $\overline{Z} = AB + \overline{AB}$.

100000252 100000128 100000384

Logic Symbol




Pin Configuration




Logic Diagrams

100000128



100000252, 100000384



PIN NUMBER

Up/Down Decade and Binary Counters

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Mode Selection (Both Counters)

MR	$\overline{\overline{ ext{PL}}}$	CP_U	CP_D	Mode
H	X	X	X	Preset (Asyn.)
L	L	X	Х	Preset (Asyn.)
L	н	Н	Н	No Change
L	Н	CP	Н	Count Up
L	Н	Н	CP	Count Down

Notes:

H = High voltage level

L = Low voltage level

= Don't care condition

CP = Clock pulse.

The 100000252 & 100000384 are synchronous Up/Down BCD Decade Counters and the 100000128 is a synchronous Up/Down 4-Bit Binary Counter. All these counters have separate up/down clocks, parallel load facility, terminal count outputs for multidecade operation and an asynchronous overriding master reset.

These counters can be reset, preset and count up or down. The operating modes are tabulated in the Mode Selection table. The operating modes of both devices are identical; the only difference between the devices is the count sequences.

Counting is synchronous, with the outputs changing state after the Low to High transition of either the Count-Up Clock (${\rm CP}_{\rm U}$) or Count-Down Clock (${\rm CP}_{\rm D}$). The direction of counting is determined by which clock input is pulsed while the other clock input is High. (Incorrect counting will occur if both the count-up clock and count-down clock inputs are Low simultaneously.) All counters will respond to a clock pulse on either input by changing to the next appropriate state of the count sequence. The state diagram for the 100000252 & 100000384 show the regular sequence and in addition shows the sequence of states if a code greater than nine is present in the counter.

Continued....

100000252 100000128 100000384

Continued

Logic Equations for Terminal Count

100000252, 100000384


$$\begin{array}{ll} \mathsf{TC}_{\mathsf{U}} &=\; \mathsf{Q}_{\mathsf{0}} \cdot \overline{\mathsf{Q}_{\mathsf{1}}} \cdot \overline{\mathsf{Q}_{\mathsf{2}}} \cdot \mathsf{Q}_{\mathsf{3}} \cdot \overline{\mathsf{CP}_{\mathsf{U}}} \\ \mathsf{TC}_{\mathsf{D}} &=\; \overline{\mathsf{Q}_{\mathsf{0}}} \cdot \overline{\mathsf{Q}_{\mathsf{1}}} \cdot \overline{\mathsf{Q}_{\mathsf{2}}} \cdot \overline{\mathsf{Q}_{\mathsf{2}}} \cdot \overline{\mathsf{Q}_{\mathsf{3}}} \cdot \overline{\mathsf{CP}_{\mathsf{D}}} \end{array}$$

100000128


$$\begin{array}{ll} \mathsf{TC}_U &=& \mathsf{Q}_0 \cdot \mathsf{Q}_1 \cdot \mathsf{Q}_2 \cdot \mathsf{Q}_3 \cdot \overline{\mathsf{CP}_U} \\ \mathsf{TC}_D &=& \overline{\mathsf{Q}_0} \cdot \overline{\mathsf{Q}_1} \cdot \overline{\mathsf{Q}_2} \cdot \overline{\mathsf{Q}_3} \cdot \overline{\mathsf{CP}_D} \end{array}$$

State Diagrams

100000252, 100000384



100000128



COUNT DOWN -----


All counters have a parallel load (asynchronous) facility which permits the device to be preset. Whenever the parallel load (\$\overline{PL}\$) input is Low, and Master Reset is Low, the information present on the Parallel Data inputs (\$P_A\$, \$P_B\$, \$P_C\$, \$P_D\$) will be loaded into the counters and appear on the outputs independent of the conditions of the clock inputs. When the Parallel Load Input goes High, this information is stored in the counters and when the counters are clocked they change to the next appropriate state in the count sequence. The Parallel Data inputs are inhibited when the Parallel Load is High and have no effect on the counters.

The Terminal Count-Up (\overline{TC}_U) and Terminal Count-Down (\overline{TC}_D) outputs (carry and borrow, respectively) allow multidecade counter operations without additional logic. The counters are cascaded by feeding the terminal count-up output to the count-up clock input and terminal count-down clock input of the following counter.


The terminal count-up outputs are Low when their count-up clock inputs are Low and the counters are in state nine (100000252 & 100000384) and state fifteen (100000128). Similarly, the terminal count-down outputs are Low when their count-down clock inputs are Low and both counters are in state zero. Thus, when the 100000252 & 100000384 counters are in state nine and the 100000128 counter is in state fifteen and all are counting up, or all counters are in state zero and counting down, a clock pulse will change the counter's state on the rising edge and simultaneously clock the following counter through the appropriate active Low terminal count output. There are two gate delays per state when these counters are cascaded.

The asynchronous Master Reset input (MR), when High, overrides all input and clears the counters. Master reset overrides parallel load so that when both are activated the counters will be reset. (Obviously, both parallel load and master reset must not be deactivated simultaneously for predictable operation.)

Pin Configuration



Logic Diagram



256 Bit Bipolar Random Access Memory

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Truth Table

Chip Select	Write Enable	Operation	Output
All Low	Low	Write	Complement of data input
All Low	High	Read	Complement of written data
One or More High	Don't Care	Hold	High

The 100000255 is a fully decoded static bipolar random access memory organized 256 words by 1 bit, with open-collector outputs. The open-collector parts have 3 chip enables for easy expansion to larger size memories.

Memory Operation

Read

The memory is addressed with the $\rm A_0\text{-}A_7$ inputs which select one of the 256 words. The chip is enabled by making all chip enables low. If any or all chip enables are high the chip is disabled. If the write enable is high and the chip is enabled the stored data is read out on the data out pin. The data read out is the complement of the data written in during the write cycle.

Write


The memory is addressed with the A_0 - A_7 inputs which select one of the 256 words. The chip is enabled as in the read cycle. If the write enable is low the data on the data input pin is written into the addressed word. The data out of the memory during the write cycle is the complement of the data written in. This allows checking of the stored data during the write cycle.

Memory Expansion Rules

- To expand the number of bits in the word: tie corresponding address pins together, tie write enable pins together, and bring data in and data out independently.
- 2. To expand the number of words: tie corresponding address pins together, tie write enable pins and corresponding data in and data out pins together, and use the higher order system addresses in conjunction with the chip enables to pick one row of packages.

100000256 100000401 THRU 100000415 100000421 THRU 100000440

Pin Configuration



1024-Bit Programmable Bipolar Read Only Memory

Pin Designations


 $V_{CC} = Pin 16$ Gnd = Pin 8

This integrated circuit is a high-speed, electrically programmable, full decoded TTL bipolar 1024-bit read only memory, organized as 256 words by 4 bits. On chip address decoding, two chip enable inputs and uncommitted collector outputs are provided.


The same address inputs are used for both programming and reading.

10000017 100000257 100000300

Pin Connections



Alternate Pin Connections



Dual D-Type Edge-Triggered Flip-Flop

Logic Diagram/Pin Designations

 V_{CC} = Pin 14

Gnd = Pin 7

Function Table

Inputs				Outputs	
Preset	Clear	Clock	D	Q	\overline{Q}
L	Н	X	X	Н	L
Н	L	X	X	L	Н
L	L	X	X	Н*	Н*
H	Н	†	H	Н	L
H	H	†	L	L	Н
Н	Н	L	X	Q_0	\overline{Q}_0

H = high level (steady state)

L = low level (steady state)

X = irrelevant

t = transition from low to high level


Q₀= the level of Q before the indicated input conditions were established.

* = This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.


Note: The 100000300 is a Schottky device.

100000258 100000347 100000348 100000349 100000350 100000351 100000352 100000353 100000485 100000486

Pin Configuration



Block Diagram



256 Bit Bipolar (32x8) Electrically Programmable Read Only Memory


This device is a field programmable, 256-bit, DTL and TTL compatible, bipolar read only memory.

The three-state output of this device provides a low impedance driver Q_2 for driving capacitance on the memory output; no pullup resistor is required. When the chip enable is low, D_1 and D_2 are off and either Q_1 or Q_2 is on, depending upon the data in the memory array. When the chip enable is high, D_1 and D_2 are on and Q_1 and Q_2 are off, permitting wire ORing of memory outputs. In a system enviornment, up to 21 memory outputs of the read only memory can be connected to a common bus. All of the devices, except one, are placed in the high impedance state. The selected device is enabled and has the characteristics of a TTL totem pole output.

Memory Operation

The memory is addressed with inputs A_0 through A_4 which select one of 32 words. To enable the outputs for a readout, enable E_1 must be low. If the enable is high, the outputs are held off permitting wire "OR"ing of the three-state outputs of several packages. The use of the enable permits expansion to greater than 32 words.

Pin Configuration



Triple 3-Input Positive-AND Gate With Open-Collector Outputs


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7

Positive logic: Y = ABC

Note: The 100000259 is a Schottky device.

Pin Configuration



Triple 3-Input Positive-NOR Gate


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$


$$Gnd = Pin 7$$

Positive logic: $Y = \overline{A+B+C}$

Pin Configuration



Functional Block Diagram



Phase Locked Loop

Pin Designations


- 1. V
- 2. Input
- 3. Input
- 4. VCO Output
- 5. Phase Comparator VCO Input
- 6. Reference Output
- 7. Demodulated Output
- 8. External R for VCO
- 9. External C for VCO
- 10. V+

This Phase Locked Loop is a self-contained, adaptable filter and demodulator for the frequency range 0.001Hz to 500kHz. The circuit comprises a voltage-controlled oscillator, a phase comparator, an amplifier and a low-pass filter.

The center frequency of the device is determined by the free-running frequency of the VCO; this frequency can be adjusted externally with a resistor or a capacitor. The low-pass filter, which determines the capture characteristics of the loop, is formed by an internal resistor and an external capacitor.

100000262 100000330 100000341 100000366

Pin Configuration



Quadruple 2-Input Positive-NOR Gate


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7


Positive logic: $Y = \overline{A+B}$

Pin Configuration



Positive Logic: See Function Table

Logic Diagram



BCD-To-Seven-Segment Decoder - Driver

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Function Table

Decimal or	Inputs		BI/RBO*			Oı	ıtput	s			Note				
Function	LT	RBI	D	С	В	À	DI/ RDO	a	b	с	d	e	f	g	Note
0	Н	Н	L	L	L	L	Н	On	On	On	On	On	On	Off	1
1	н	х	L	L	L	Н	н	Off	On	On	Off	Off	Off	Off	1
2	Н	х	L	L	Н	L	Н	On	On	Off	On	On	Off	On	
3	Н	Х	L	L	Н	Н	Н	On	On	On	On	Off	Off	On	
4	н	х	L	H	L	L	н	Off	On	On	Off	Off	On	On	
5	н	x	L	Н	L	H	н	On	Off	On	On	Off	On	On	
6	н	х	L	H	H	\mathbf{L}	H	Off	Off	On	On	On	On	On	
7	H	х	L	Н	Н	H	H	On	On	On	Off	Off	Off	Off	
8	Н	x	Н	L	L	L	Н	On	On	On	On	On	On	On	
9	н	x	Н	L	L	Н	H	On	On	On	Off	Off	On	On	
10	н	х	Н	L	Н	L	н	Off	Off	Off	On	On	Off	On	- 1
11	н	х	Н	L	Н	Н	H	Off	Off	On	On	Off	Off	On	
12	Н	х	Н	Н	L	L	H	Off	On	Off	Off	Off	On	On	
13	Н	х	Н	Н	L	Н	Н	On	Off	Off	On	Off	On	On	
14	н	x	Н	Н	Н	L	Н	Off	Off	Off	On	On	On	On	
15	H	х	Н	Н	Н	н	Н	Off	Off	Off	Off	Off	Off	Off	
BI	Х	х	X	Х	Х	Х	L	Off	Off	Off	Off	Off	Off	Off	2
RBI	Н	L	L	L	L	L	L	Off	Off	Off	Off	Off	Off	Off	3
LT	L	х	х	Х	Х	Х	Н	On	On	On	On	On	On	On	4

H = High level; L = Low level; X = irrelevant.

Notes:

- 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
- 2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.
- 3. When ripple-blanking input (RBI) and inputs A, B, C and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).
- 4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.
- * BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

Continued....

Continued


This circuit has full ripple-blanking input/output controls and a lamp test input. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

Automatic leading and/or trailing-edge zeroblanking control (RBI and RBO) is incorporated in this device. A lamp test (LT) may be performed at any time when the BI/RBO is at a high level. An overriding blanking input (BI) can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are compatible for use with TTL or DTL logic outputs.


Numerical Designations and Resultant Displays



Segment Identification



Pin Configuration



Dual 4-Input Positive-NAND Buffer

Logic Diagram/Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: $Y = \overline{ABCD}$

Note: The 100000264 is a Schottky device.

Pin Configuration



Hex Schmitt-Trigger Inverter


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

Positive logic: $Y = \overline{A}$

Pin Configuration



Functional Block Diagram



64-Bit Random Access Read/Write Memory

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$


Gnd = Pin 8

Truth Table

Memory Enable	Write Enable	Operation	Outputs
0	0	Write	Hi-Z State
0	1	Read	Complement of Data Stored in Memory
1	X	Hold	Hi-Z State

The 100000266 is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four Address inputs. After addressing, information may be either written into or read from the memory. To write, both the Memory Enable and the Write Enable inputs must be in the logical "O" state. Information applied to the four Write inputs will then be written into the addressed location. To read information from the memory the Memory Enable input must be in the logical "O" state and the Write Enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the Memory Enable input is in the logical "1" state, the outputs will go to the high-impedance state. This allows up to 128 memories to be connected to a common bus-line without the use of pull-up resistors. All memories except one are gated into the high-impedance while the one selected memory exhibits the normally totem-pole low impedance output characteristics of TTL.

Pin Configuration



Operational Amplifier

Pin Designations

V+ = Pin 7


V- = Pin 4

The 100000267 is a general purpose operational amplifier. This amplifier offers overload protection on the input and output, no latch-up when the common mode range is exceeded, freedom from oscillations and compensation with a single 30pF capacitor.

In addition, the circuit can be used as a comparator with differential inputs up to ±30V, and the output can be clamped at any desired level to make it compatible with logic circuits.

REV. 03

Pin Configuration




Dual Operational Amplifier

The 100000268 consists of two identical high gain operational amplifiers. These three-stage amplifiers use class A PNP transistor output stages with uncommitted collectors. The outputs may be ORed for use as a dual comparator or they may function as diodes in low threshold rectifying circuits.

100000140 100000141 100000142 100000148 100000149 100000215 100000216 100000217 100000218 100000219 100000269 100000270 100000271 100000272 100000273 100000274 100000275 100000276 100000277 100000278 100000279 100000280 100000499 100000500

Functional Block Diagram



256-Bit Bipolar Read Only Memory


Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

These high speed, electrically programmable, fully decoded TTL bipolar 256-bit read only memories are organized as 32 words by 8 bits.

Memory expansion is simple; three-state outputs are provided on the 100000215; uncommitted collector outputs are provided on all other devices. Each device has on-chip address decoding and chip enable. The memory is fabricated with all logic level zeroes(low); logic level ones (high) can be electrically programmed in the selected bit locations. The same address inputs are used for both programming and reading.

Pin Configuration



Quadruple 2-Input Positive-NAND Schmitt Trigger


Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$ Gnd = Pin 7

Positive logic: $Y = \overline{AB}$

Note: The 100000281 is a Schottky device.

Logic Diagram



2-Input 4-Bit Digital Multiplexer

Logic Diagram/Pin Designations

$$V_{CC} = Pin 16$$

Gnd = Pin 8


Truth Table

S ₀	s ₁	$\mathbf{f_n}$
0	0	В
1	0	A
0	1	В
1	1	0


This 2-input, 4-bit digital multiplexer features non-inverting data paths.

The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

Pin Configuration



Functional Schematic



Low Power Dual Retriggerable Resettable Monostable Multivibrator

Logic Diagram/Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Triggering Truth Table

Pi	Pin Numbers			
5(11)	4(12)	3(13)	Operation	
H-L	L	Н	Trigger	
н	L→H	H	Trigger	
х	X	L	Reset	

Notes:

H = High Voltage Level $\geqslant V_{IH}$

L = Low Voltage Level $\leq V_{II}$

X = Don't Care (either H or L)

H→L = High to Low Voltage Level transition


L→H = Low to High Voltage Level transition

This dual resettable, retriggerable monostable multivibrator has two inputs per function, one active Low and one active High. This allows leading edge of trailing edge triggering. The TTL inputs make triggering independent of input transition times. When tagut conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger this device and result in a continuous true output.

The output pulse may be terminated at any time by connecting the reset pin to a logic level Low. Active pullups are provided on the outputs for good drive capability into capacitive loads.

Retriggering may be inhibited by tying the \overline{Q} output to the active level Low input or the Q output to the active level High input.

Pin Configuration



Hex Inverter With Open-Collector Outputs


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$


Positive logic: $Y = \overline{A}$

Note: The 100000188 is a Schottky device.

Pin Configuration



Logic Diagram



9-Bit Odd/Even Parity Generator/Checker

Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

NC = No internal

connection

Function Table

Number of Inputs A Thru I That Are High	Outputs ΣEven ΣOdd			
0, 2, 4, 6, 8	Н	L		
1, 3, 5, 7, 9	L	Н		

H = high level

L = low level

This universal, monolithic, nine-bit parity generator/checker utilizes Schottky-clamped TTL circuitry and features odd/even outputs to facilitate operation of either odd or even parity applications. The word-length capability is expanded by cascading.


100000290 100000354 100000379

Pin Configuration 3-Lead Metal Box OUTPUT INPUT (CASE) GND **BOTTOM VIEW** 100000290 INPUT (CASE) OUTPUT GND BOTTOM VIEW 100000354, 100000379 Schematic 100000290, 100000354 100000379

Three-Terminal Negative Regulator

The 100000290, 100000354, and the 100000379 are three-terminal negative regulators. The 100000290 and the 100000354 have fixed output voltages of -12V and the 100000379 has a fixed output voltage of -5V. These devices need only one external component--a compensation capacitor at the output.

Pin Configuration



Voltage Comparator/Buffer

Pin Designations

V+ = Pin 8


V- = Pin 4

Gnd = Pin 1

This voltage comparator is designed to operate over a wide range of supply voltages. Its output is compatible with RTL, DTL and TTL as well as MOS circuits.

Both the input and output can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'd.

Pin Configuration



Operational Amplifier

Pin Designations

V+ = Pin 7


V- = Pin 4

The 100000293 is a monolithic operational amplifier internally connected as a unity-gain non-inverting amplifier. The device has internal frequency compensation and provision for offset balancing.

Pin Configuration

Metal Can Package

COMPENSATION-2



Operational Amplifier

Pin Designations


V + = Pin 7

V-=Pin 4


This precision high-speed operational amplifier has internal unity gain frequency compensation, which simplifies its application since no external components are necessary for operation. However, external frequency compensation may be added for optimum performance.

For inverting applications, feed-forward compensation will boost the slew rate to over $150V/\mu s$ and almost double the bandwidth. Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. A single capacitor can be added to reduce the 0.1% settling time to under $1\mu s$.

Pin Configuration



Schematic



Dual Line Receiver


Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

The 100000295 is a digital line receiver. The response time can be controlled with an external capacitor to eliminate noise spikes. The output is directly compatible with RTL, DTL or TTL integrated circuits.

Pin Configuration



Logic Diagram



4-Bit Magnitude Comparator

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

Function Table

Comparing Inputs				Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A\B	A <b< td=""><td>A=B</td><td>A>B</td><td>A< B</td><td>A=B</td></b<>	A=B	A>B	A< B	A=B
A3~B3	х	· x	х	х	X	х	Н	L	L
A3 <b3< td=""><td>х</td><td>х</td><td>x</td><td>х</td><td>X</td><td>x</td><td>L</td><td>H</td><td>L</td></b3<>	х	х	x	х	X	x	L	H	L
A3= B3	A2\B2	х	x	х	x	\mathbf{x}	H	L	L
A3= B3	A2 <b2< td=""><td>х</td><td>x</td><td>Х</td><td>X</td><td>x</td><td>L</td><td>H</td><td>L</td></b2<>	х	x	Х	X	x	L	H	L
A3= B2	A2= B2	A1\B1	х	х	X	X	Н	L	L
A3= B3	A2= B2	A1< B1	х	X	X	X	L	H	L
A3= B3	A2= B2	A1= B1	A0\B0	x	X	x	Н	L	L
A3= B3	A2= B2	A1= B1	A0 B0	x	X	X	L	H	L
A3= B3	A2= B2	A1= B1	A0= B0	Н	L	L	Н	L	L
A3= B3	A2= B2	A1= B1	A0= B0	L	Н	L	L	Н	L
A3= B3	A2= B2	A1= B1	A0= B0	L	L	Н	L	L	н
A3= B3	A2= B2	A1= B1	A0= B0	Х	X	H	L	L	н
A3= B3	A2= B2	A1= B1	A0= B0	Н	Н	L	L	L	L
A3= B3	A2= B2	A1= B1	A0= B0	L	L	L	Н	Н	L

H = high level


L = low level

X = irrelevant


This four-bit magnitude comparator performs comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions for two 4-bit words (A, B) are made and are externally available at three outputs. This device is fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A>B, A<B, and A=B outputs of a stage handling less-significant bits are connected to the corresponding A>B, A<B, and A=B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A=B input.

Note: The 100000296 is a Schottky device.

Pin Configuration



Logic Diagram



Data Selector/Multiplexer

Pin Designations

 $V_{CC} = Pin 24$

Gnd = Pin 12

Function Table


Inputs		
Select	Strobe	Output
D C B A	S	W
xxxx	H	H
LLLL	L	$\overline{{f E0}}$
LLLH	L	E1
LLHL	L	$\overline{\mathrm{E2}}$
LLHH	L	$\overline{\mathrm{E3}}$
LHLL	L	E4
LHLH	L	E5
LHHL	L	$\overline{\mathbf{E6}}$
L н н н	L	E7
HLLL	L	$\overline{\mathbf{E8}}$
ньгн	L	$\overline{\mathbf{E9}}$
HLHL	L	E10
ньнн	L	E11
нньг	L	$\overline{E12}$
ннгн	L	E13
нннь	L	E14
нннн	L	E15

H = high level, L = low level, X = irrelevant. $\overline{E0}$, $\overline{E1}$ $\overline{E15}$ = the complement of the level of the respective E input.

This monolithic data selector/multiplexer contains full on-chip binary decoding to select one-of-sixteen data sources. The strobe input must be at a low logic level to enable this device. A high level at the strobe forces the W output high and the Y output low. The 100000297 has an inverted (W) output only.

100000118 100000229 100000298 100000299

Pin Configuration



Dual Sense Amplifiers

Logic Diagram/Pin Designations

 $V_{CC+} = Pin 16$

 $V_{CC} = Pin 8$

Gnd 1 = Pin 9

Gnd 2 = Pin 13

NC = No internal connection

Positive logic: $W = \overline{AS}$

Truth Table

Inp	uts	Output
Α	S	W
Н	H	L
L	X	Н
х	${f L}$	H


Definition of logic levels:

Input	Н	L	Х
A*	$v_{ID} \geqslant v_{Tmax}$	$v_{ID} \leqslant v_{Tmin}$	Irrelevant
S	$V_{\rm I}\geqslant V_{ m IHmin}$	$v_{I} < v_{ILmax}$	Irrelevant

* A is a differential voltage ($V_{\rm ID}$) between A1 and A2. For these circuits, $V_{\rm ID}$ is considered positive regardless of which terminal is positive with respect to the other.

100000017 100000257 100000300

Alternate Pin Connections



Dual D-Type Edge-Triggered Flip-Flop

Logic Diagram/Pin Designations

 V_{CC} = Pin 14

Gnd = Pin 7

Function Table

	Inputs				
Preset	Clear	Clock	D	Q	\overline{Q}
L	H	X	X	Н	L
н	${f L}$	X	X	L	Н
L	L	X	X	Н*	Н*
Н	H	+	H	Н	L
Н	H	†	L	L	Н
Н	Н	L	X	Q_0	\overline{Q}_0

H = high level (steady state)

L = low level (steady state)

X = irrelevant


† = transition from low to high level

 Q_0 = the level of Q before the indicated input conditions were established.


* = This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

Note: The 100000300 is a Schottky device.

Pin Configuration



Schematic



INPUT LOADING FACTOR: RI,VI=3
OUTPUT LOADING FACTOR (PIN 8)=IO
TOTAL POWER DISSIPATION = 85 mW TYP/PKG
PROPAGATION DELAY TIME = 9.0 ns TYP
(THRU PHASE DETECTOR)

Phase-Frequency Detector

Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Truth Table

INPUT	INPUT INPUT		OUTPUT			
STATE	RI	VI	U1	D1	U2	D2
1	0	0	х	X	1	1
2	1	0	X	X	0	1
3	1	1	X	X	1	0
4	1	0	X	X	0	1
5	0	0	X	X	1	1
6	1	0	X	X	0	1
7	0	0	X	X	1	1
8	1	0	X	X	. 0	1
9	0	0	0	1	1	1
10	0	1	0	1	1	1
11	0	0	1	1	1	1
12	0	1	1	1	1	1
13	0	0	1	0	1	1
14	0	1	1	0	1	1
15	0	0	1	0	1	1
16	1	0	1	0	0	1
17	0	0	1	1	1	1

- 1. X indicates output state unknown
- U1 and D1 outputs are sequential: i. e., they must be sequenced in order shown.
- 3. U2 and D2 outputs are combinational: i.e., they need only inputs shown to obtain outputs.

TRUTH TABLE

This is not strictly a functional truth table: i. e., it does not show all possible modes of operation. It is useful for dc testing.

Continued....

Continued


The 100000301 contains two digital phase detectors and a charge pump circuit which converts MTTL inputs to a dc voltage level for use in frequency discrimination and phase-locked loop applications.

The two phase setectors have common inputs. Phase-frequency detector 1 is locked in (indicated by both outputs high) when the negative transitions of the variable input (VI) and reference input (RI) are equal in frequency and phase. If the variable input is lower in frequency or lags in phase, the U1 (up) output goes low; conversely the D1 (down) output goes low when the variable input is higher in frequency or leads the reference input in phase. It is important to note that the duty cycles of the variable input and the reference input are not important since negative transitions control system operation.


Phase detector 2, on the other hand, is locked in when the variable input phase lags the reference phase by 90° (indicated by the U2 and D2 outputs alternately going low with equal pulse widths). If the variable input phase lags by more than 90°, U2 will remain low longer than D2, and conversely, if the variable input phase lags the reference phase by less than 90°, D2 remains low longer. In this phase detector the variable input and the reference must have 50% duty cycles.

The charge pump accepts the phase detector outputs (U1 or U2 applied to PU, and D1 or D2 applied to PD) and converts them to fixed amplitude positive and negative pulses at the UF and DF outputs respectively. These pulses are applied to a lag-lead active filter, which incorporates external components, as well as the amplifier provided in the 100000301 circuit. The filter provides a dc voltage proportional to the phase error.

Pin Configuration



Schematic



Dual Line Driver

Pin Designations


V+ = Pin 14

V- = Pin 11

Gnd = Pin 7

The 100000304 is a Dual Line Driver featuring independent channels with common supply voltage and ground terminals. The output current is nominally 12mA. The driver circuits have a constant output that is switched to either of two output terminals by the appropriate logic levels at the terminals. The output current can be switched off by appropriate logic levels at the input terminals. The circuit also features an inhibit input that is common to both drivers. The common-mode voltage range of the driver outputs is -3V to +10V, which allows a common-mode voltage on the line without affecting the driver performance.

Pin Configuration



Dual 5—Input Positive-NOR Gate

Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: $\overline{Y=A+B+C+D+E}$

10000084 100000169 100000306

Pin Configuration



Arithmetic Logic Units/Function Generators

Pin Designations

Designation	Pin Nos.	Function		
A3, A2, A1, A0	19, 21, 23, 2	Word A Inputs		
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs		
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs		
c_n	7	Inv. Carry Input		
M	8	Mode Control Input		
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs		
A=B	14	Comparator Output		
P	15	Carry Propa- gate Output		
C _{n+4}	16	Inv. Carry Output		
G	17	Carry Gen- erate Output		
v _{CC}	24	Supply Voltage		
Gnd	12	Ground		

These arithmetic logic units (ALU)/function generators have a complexity of 75 equivalent gates on a monolithic chip, and perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with 100000100 or 100000170, full carry look-ahead circuits, highspeed arithmetic operations can be performed. If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay is minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These devices will accommodate active-high or active-low data if the pin designations are interpreted as follows:

Continued....

100000084 100000169 100000306

Continued

Table 1

Selection	M = H Logic	Active-High I M = L: Arithn	ata etic Operations		
S3 S2 S1 S0	Functions	C _n = H (no carry)	Cn = L (with carry)		
LLLL	F = A	F = A	F = A Plus 1		
LLLH	F = A - B	F = A - B	F = (A + B) Plus 1		
LLHL	F = AB	$F = A + \overline{B}$	$F = (A - \overline{B}) \text{ Plus } 1$		
LLHH	F = 0	F = Minus 1 (2's Compl)	F - Zero		
LHLL	F = AB	$F = A Plus A\overline{B}$	F = A Plus AB Plus 1		
LHLH	F = B	$F = (A - B) Plus A\overline{B}$	$F = (A + B) \text{ Plus } A\overline{B} \text{ Plus } 1$		
LHHL	F = A 🕒 B	F = A Minus B Minus 1	F = A Minus B		
L H H H	$F = A\overline{B}$	F = AB Minus 1	$F = A\overline{B}$		
HLLL	$F = \widehat{A} + B$	F = A Plus AB	F = A Plus AB Plus 1		
HLLH	F = A + B	F = A Plus B	F = A Plus B Plus 1		
HLHL	F - B	F = (A - B) Plus AB	$F = (A + \overline{B}) \text{ Plus AB Plus 1}$		
нгнн	F = AB	F = AB Minus 1	F = AB		
HHLL	F = 1	F = A Plus A*	F = A Plus A Plus 1		
HHLH	$F = A \cdot \overline{B}$	F = (A - B) Plus A	F = (A - B) Plus A Plus 1		
нннг	F = A + B	$F = (A - \overline{B}) \text{ Plus } A$	$F = (A - \overline{B}) \text{ Plus A Plus 1}$		
нння	F = A	F - A Minus 1	F = A		

^{*} Each bit is shifted to the next more significant position.

Table 2

Selection		Active-Low Data M = L: Arithmetic Operations				
S3 S2 S1 S0	Logic Functions	C _n L (no carry)	Cn - H (with carry)			
LLLL	F A	F A Minus 1	F · A			
LLLH	$F : \overline{AB}$	F - AB Minus 1	F - AB			
I. I. H I.	$F=\overline{\Lambda}+B$	F ΔB Minus 1	$F - \Lambda \overline{B}$			
L L H H	F · 1	F Minus 1 (2's Comp)	F · Zero			
LHLL	F - A - B	F - A Plus (A - B)	F - A Plus (A - B) Plus 1			
LHLH	F B	F - AB Plus (A + B)	F AB Plus (A · B) Plus 1			
LHHL	$F + \overline{A \bigcirc B}$	F A Minus B Minus I	F · A Minus B			
L H H H	F = A + B	F - A - B	F - (A - B) Plus 1			
HLLL	$F: \overline{A}B$	F = A Plus (A + B)	F = A Plus (A - B) Plus 1			
H L L H	F - A⊙B	F - A Plus B	F - A Plus B Plus 1			
HLHL	F · B	F · AB Plus (A - B)	F - AB Plus (A - B) Plus			
н г. н н	F = A + B	F A - B	F = (A - B) Plus 1			
HHLL	F - 0	F - A Plus A*	F = A Plus A Plus 1			
ннгн	$F+A\overline{B}$	F - AB Plus A	F - AB Plus A Plus 1			
HHHL	F - AB	F - AB Plus A	F - AB Plus A Plus 1			
нннн	F = A	F - A	F = A Plus 1			

^{*} Each bit is shifted to the next more significant position.

Pin No.	Active-high data Table 1	Active-low data Table 2
2	A ₀	$\overline{\mathtt{A}}_{0}$
1	В0	$\overline{\mathtt{B}}_{0}$
23	A ₁	$\overline{\mathtt{A}}_{1}$
22	B ₁	$\overline{\mathtt{B}}_{1}$
21	$^{\mathrm{A}_2}$	$\overline{\mathtt{A}}_{2}$
20	B_2	$\overline{\mathtt{B}}_2$
19	- A ₃	$\overline{\mathtt{A}}_3$
18	В3	$\overline{\mathtt{B}}_3$
9	F_0	$\overline{\mathtt{F}}_0$
10	F ₁	$\overline{\mathtt{F}}_1$
11	$\mathtt{F_2}$	$\overline{\mathbf{F}}_{2}$
13	F_3	$\overline{\mathtt{F}}_3$
7	$\overline{\mathrm{C}}_{\mathrm{n}}$	C _n
16	\overline{C}_{n+4}	C _{n+4}
15	х	P
17	Y	<u>G</u>

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.


These devices can also be utilized as comparators. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with C_n = H when performing this comparison. The A = B output is opencollector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

Input Cn	Output C _{n+4}	(Figure 1) Active-high Data	(Figure 2) Active-low Data
H	H	A ≤ B	A ≥ B
H	L	A > B	A < B
L	H	A < B	A > B
L	L	A ≥ B	A ≤ B

Continued....

10000084 100000169 100000306

Continued



100000084, 100000169 OR

100000306

(13)

100000100 OR

100000170

(11)

(16)

(14)(15)

G₂ P₂

(9)

(10)

(12)

(3) (4)

(11)

(1) (2)

(8)

(13)

A=B

(17)(15)

(5) (6)

G

These circuits have been designed to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the modecontrol input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR and OR functions.


ALU Signal Designations

These devices can be used with the signal designations of either Figure 1 or Figure 2. The logic functions and arithmetic operations obtained with the signal designations of Figure 1 are given in Table 1; those obtained with the signal designations of Figure 2 are given in Table 2.

Note: The 100000169 is a Schottky device.

(10)

Pin Configuration



100000307

Memory Driver with Decode Inputs

Logic Diagram/Pin Designations

 $V_{CC} = Pin 13$

Gnd = Pin 8

Truth Table

	Inputs				Outputs					
A	Address		Timing		Sink	Sources		Sink		
Α	В	С	D	E	F	G	W	X	Y	\mathbf{Z}
0	0	1	1	1	1	1	On	Off	Off	Off
0	1	0	1	1	1	1	Off	On	Off	Off
1	1	0	0	1	1	1	Off	Off	On	Off
1	0	1	0	1	1	1	Off	Off	Off	On
x	X	X	X	0	X	X	Off	Off	Off	Off
x	X	X	X	X	0	X	Off	Off	Off	Off
x	X	X	X	X	X	0	Off	Off	Off	Off


Notes:

X = Logical 1 or logical 0.


Not more than one output is allowed to be On at one time: When all timing inputs are at a logical 1, two of the address inputs must be at a logical 0.

This monolithic memory driver with decode inputs is designed for use with magnetic memories. The device contains two 400 milliampere (source/sink) switch pairs, with decoding capability from four address lines. Two address inputs (B and C) are used for mode selection; i.e., source or sink. The other two address inputs (A and D) are used for switch-pair selection; i.e., output switch-pair Y/Z or W/X, respectively.

Connection/Logic Diagram



Schematic Diagram




Hex Inverter


Pin Designations

 $V_{CC} = Pin 14$

Connection/Logic Diagram



Schematic Diagram



Quad 2-Input NAND Gate

Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7

REV. 03

I-262

Pin Configuration




Quadruple 2-Input NAND Power Gate

Pin Designations

 $V_{CC} = Pin 14$

Pin Configuration




10 Input NAND Gate

Pin Designations

 V_{CC} = Pin 14

Pin Configuration



Dual J-K Flip-Flop with Individual Clocks and Presets

Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7

TRUTH TABLE 5


t	'n	t _n +1		
J	K	Q		
L	L	Qn		
Н	Н	н		
Н	H	Qn		

Pin Configuration Top View



100000062, 100000326

TO-116 DUAL IN-LINE




100000314, 100000372

100000314 100000372

Differential Video Amplifier

This device is a monolithic two-stage differential input, differential output video amplifier. Emitter follower outputs enable the device to drive capacitive loads and all stages are current-source biased to obtain high power supply and common mode rejection ratios. This device provides fixed gains of 10, 100, or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option.

Pin Configuration



Dual J-K Flip-Flop with Common Clocks and Clears

Pin Designations


 V_{CC} = Pin 14

Gnd = Pin 7


TRUTH TABLE 5

1	'n	t _n +1
J	K	Q
L	L	Qn
L	H	L
н	L	Н
Н	H	$\overline{\mathbf{Q}}$ n

Connection/Logic Diagram



Schematic Diagram




Triple Three Input NAND Gate

Pin Designations

 $V_{CC} = Pin 14$


100000026 10000094 100000318

Pin Configurations




Note: pin 5 is connected to case

100000026



Equivalent Circuit



Precision Voltage Regulator

The 100000026(Can) and 100000094,100000318(DIP) are monolithic voltage regulators, consisting of a temperature compensated reference amplifier, error amplifier, power series pass transistor and current limit circuitry. Additional NPN or PNP pass elements may be used when output currents exceeding 150mA are required. Provisions are made for adjustable current limiting and remote shutdown.

Pin Configuration 100000156

High Performance Operational Amplifier


Pin Designations

- 1. Offset Null
- 5. Offset Null
- 2. Inv. Input
- 6. Output
- 3. Non-Inv. Input
- 7. V+
- 4. V
- 8. NC


This device is a high performance operational amplifier with high open loop gain, internal compensation, high common mode range and temperature stability.

The device is short-circuit protected and allows for nulling of offset voltage.

Pin Configuration



Equivalent Circuit




Monolithic Dual Operational Amplifier


Pin Designations

 $V_{CC} = Pin 14$

Pin Configuration



Circuit Schematic




Dual Differential Comparator


Pin Designations

V+ = Pin 3 and Pin 10

V- = Pin 7 and Pin 14

Connection/Logic Diagram





DM944

Dual 4-Input NAND Power Gate with Expander


Pin Designations

 $V_{CC} = Pin 14$

100000059 100000157 100000324


Pin Configurations

100000059, 100000324



Note: Pin-4 connected to case.

100000157




High-Speed Differential Comparator

The 100000059 & 100000324 (can) and 100000157 (DIP) are differential voltage comparators intended for applications requiring high accuracy fast response times. Constructed on a single silicon chip, the devices are useful as a variable threshold Schmitt trigger, a pulse height discriminator, a voltage comparator in high-speed A/D converters, a memory sense amplifier or a high-noise immunity line receiver.

Pin Configuration


Basic Circuit Schematic



Dual Differential Amplifier


The 100000325 is a monolithic dual high frequency differential amplifier with associated constant current source transistors and biasing diode. It is useful from DC to 100 MHz. The circuit arrangement provides for connection as two completely independent emitter coupled (differential) or cascode amplifiers. The bias diode allows stabilization of the current source currents over a large temperature range.

Comfiguration Top View



100000062. 100000326

TO-116 DUAL IN-LINE



100000314 100000372


100000314 100000372

Differential Video Amplifier

This device is a monolithic two-stage differential input, differential output video amplifier. Emitter follower outputs enable the device to drive capacitive loads and all stages are current-source biased to obtain high power supply and common mode rejection ratios. This device provides fixed gains of 10, 100, or 400 without external components, and adjustable gains from 10 to 400 by the use of single external exister. No external frequency compensation compounds are required for any gain option

100000235 100000327 100000339

Pin Configuration



Triple 3-Input Positive-NAND Gate

Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$


$$Gnd = Pin 7$$

Positive logic: $Y = \overline{ABC}$

Note: The 100000235 is a Schottky device.

100000330 100000366

Pin Configuration



Quadruple 2-Input Positive-NOR Gate

Logic Diagram/Pin Designations


$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$


Positive logic: $Y = \overline{A+B}$

100000331 100000391 100000392

Pin Configuration 100000391



Functional Block Diagram 100000391



4-Bit Binary and Decade Counters

Pin Designations

 $V_{CC} = Pin 5$

Gnd = Pin 10

NC = No internal

connections

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 100000391, and divide-by-eight for the 100000331 and 100000392.

All of these counters have a gated zero reset and the 100000391 also has gated set-to-nine inputs for use in BCD nine's complement applications.


Notes:

- 1. The B input is connected to the $Q_{\mbox{\scriptsize A}}$ output.
- 2. The input count pulses are applied to input A and the outputs are as described in the appropriate function table.
- 3. A symmetrical divide-by-ten count can be obtained from the 100000391 counters by connecting the QD output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output QA.


Continued....

100000331 100000391 100000392

Pin Configuration 100000331, 100000392




Functional Block Diagram 100000331, 100000392




Continued....

Pin Configuration



Schematic Diagram



Operational Amplifier

Pin Designations

V + = Pin 11

V-=Pin 6


The 100000333 is a monolithic operational amplifier. Operation is completely specified over the range of voltages commonly used for these devices. The design, in addition to providing high gain, minimizes both offset voltage and bias currents. The class B output stage gives a large output capability with minimum power drain.

External components are used to frequency compensate the amplifier. Compensation can be tailored to optimize high-frequency performance for any gain setting.


Note:

The 100000344 is the commercial-industrial version of the 100000333. It is identical to the 100000333 except that it is specified for operation from 0% to 70%.

Connection/Logic Diagram



Schematic Diagram




Triple Three Input NAND Gate

Pin Designations

 $V_{CC} = Pin 14$

Pin Configuration



100000337

8-Input Positive-NAND Gate

Logic Diagram/Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7

NC = No internal connection

Positive logic: $Y = \overline{ABCDEFGH}$

Pin Configuration



Dual 4-Input Positive-Nand Buffers

Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

NC = No internal connections

Positive logic $Y = \overline{ABCD}$

100000235 100000327 100000339

Pin Configuration



Triple 3-Input Positive-NAND Gate

Logic Diagram/Pin Designations


$$V_{CC}$$
 = Pin 14
Gnd = Pin 7

Positive logic:
$$Y = \overline{ABC}$$

Note: The 100000235 is a Schottky device.

100000158 100000340 100000515

Pin Configuration



Quadruple 2-Input Positive-NAND Gate

Logic Diagram/Pin Designations


 $V_{CC} = Pin 14$ Gnd = Pin 7

Positive logic: $Y = \overline{AB}$

Note: The 100000158 is a Schottky device.

100000262 100000330 100000341 100000366

Pin Configuration



Quadruple 2-Input Positive-NOR Gate


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$

$$Gnd = Pin 7$$

Positive logic: $Y = \overline{A+B}$

Pin Configuration



Dual J-K Flip-Flops With Preset and Clear

Pin Designations

 $V_{CC} = Pin 5$


Gnd = Pin 13

Function Table


INPUTS					OUTPUTS		1
PRESET	CLEAR	CLOCK	J	K	Q	\overline{Q}	1
L	H	X	X	X	H	L]
Н	L	X	X	X	L	Н	
L	L	X	X	X	Н*	H*	١
Н	H	V	L	L	Q_0	$\overline{\mathtt{Q}}_0$	l
Н	H	\mathbf{v}	H	${f L}$	н	L	l
Н	H	\mathbf{v}	L	H	L	H	١
Н	H	Λ	Н	Ħ	TOGO	LE	

^{*}This configuration is nonstable; that is it will not persist when preset and clean inputs return to their inactive (high) state.

Pin Configuration



Dual-In-Line Package




100000343

Dual Comparator


This device is a dual, differential voltage comparator intended primarily for core-memory sense amplifier applications. The device features high accuracy, fast response times, large input voltage range, low power consumption and compatibility with practically all integrated logic forms.

When used as a sense amplifier, the threshold voltage can be adjusted over a wide range, almost independent of the integrated circuit characteristics. Independent strobing of each comparator channel is provided.

Pin Configuration



Schematic Diagram



Operational Amplifier

Pin Designations

V + = Pin 11


V- = Pin 6

The 100000333 is a monolithic operational amplifier. Operation is completely specified over the range of voltages commonly used for these devices. The design, in addition to providing high gain, minimizes both offset voltage and bias currents. The class B output stage gives a large output capability with minimum power drain.


External components are used to frequency compensate the amplifier. Compensation can be tailored to optimize high-frequency performance for any gain setting.

Note:

100000258 100000347 100000348 100000349 100000350 100000351 100000352 100000353 100000485 100000486



Block Diagram



256 Bit Bipolar (32x8) Electrically Programmable Read Only Memory

This device is a field programmable, 256-bit, DTL and TTL compatible, bipolar read only memory.

The three-state output of this device provides a low impedance driver Q_2 for driving capacitance on the memory output; no pullup resistor is required. When the chip enable is low, D_1 and D_2 are off and either Q_1 or Q_2 is on, depending upon the data in the memory array. When the chip enable is high, D_1 and D_2 are on and Q_1 and Q_2 are off, permitting wire ORing of memory outputs. In a system enviornment, up to 21 memory outputs of the read only memory can be connected to a common bus. All of the devices, except one, are placed in the high impedance state. The selected device is enabled and has the characteristics of a TTL totem pole output.

Memory Operation

The memory is addressed with inputs A_0 through A_4 which select one of 32 words. To enable the outputs for a readout, enable E_1 must be low. If the enable is high, the outputs are held off permitting wire "OR"ing of the three-state outputs of several packages. The use of the enable permits expansion to greater than 32 words.


100000290 100000354 100000379

Pin Configuration 3-Lead Metal Box - OUTPUT INPUT (CASE) GNDBOTTOM VIEW 100000290 INPUT (CASE) OUTPUT ${\tt GND}$ **BOTTOM VIEW** 100000354, 100000379 Schematic 100000290, 100000354 100000379


Three-Terminal Negative Regulator

The 100000290, 100000354, and the 100000379 are three-terminal negative regulators. The 100000290 and the 100000354 have fixed output voltages of -12V and the 100000379 has a fixed output voltage of -5V. These devices need only one external component--a compensation capacitor at the output.

Pin Configuration



Schematic




Three Terminal Positive Regulator


The 100000355 Positive Regulator provides over 1.0 Amp of output current if adequate heat sinking is provided. Current limiting keeps the peak output current to a safe value. Safe area protection limits internal power dissipation. The thermal shutdown circuit prevents the IC from overheating when power dissipation exceeds the capacity of the heat sink.

100000023 100000356 100000357

Logic Diagram




Schematic



Dual Pulse Shaper-Delay AND Gate

Pin Configuration



35-MHz Presettable Decade

Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

The 100000358 is a high-speed monolithic counter consisting of four d-c coupled master-slave flip-flops which are internally interconnected to provide a divide-by-two and a divide-by-eight counter. The outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the inputs independent of the state of the clocks.


This counter may also be used as a 4-bit latch by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count load is high and the clock inputs are inactive.

The 100000358 will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

All inputs are diode-clamped to minimize transmission-line effects. The circuits are compatible with most TTL and DTL logic families.


Pin Configuration Metal Can

REGULATED OUTPUT



Note Pin 4 connected to case TOP VIEW

Schematic



Positive Voltage Regulator


The 100000359 and the 100000380 are positive voltage regulators. The design of the biasing circuitry removes any minimum load current requirement and at the same time reduces standby current drain, permitting higher voltage operation.

These regulators also feature fast response to both load and line transients, freedom from oscillations with varying resistive and reactive loads and the ability to start reliably on any load within rating.

Note:

The 100000359 is specified for operation from $-25\,^{\circ}$ C to $85\,^{\circ}$ C. The 100000380 is specified for operation from $0\,^{\circ}$ C to $70\,^{\circ}$ C and for output voltages to 30V.

Pin Configuration



Hex Inverter


Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: Y=A

Pin Configuration



8-Bit Parallel-Out Serial-Shift Register

Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

FUNCTION TABLE

	INPUTS					OUTPUTS			
CLEAR	CLOCK	Α	В	QA	σ_{B}	Q _H			
L	Х	×	Х	L	L	L			
н	L	×	Х	Q _{A0}	Q_{B0}	QH0			
Н	1	н	Н	н	Q_{An}	a_{Gn}			
Н	1	L	X	L	\mathbf{Q}_{An}	α _{Gn}			
н	1	×	L	L	\mathtt{Q}_{An}	Q_{Gn}			

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)


↑ = transition from low to high level.

 \mathbf{Q}_{A0} , \mathbf{Q}_{B0} , \mathbf{Q}_{H0} = the level of \mathbf{Q}_{A} , \mathbf{Q}_{B} , or \mathbf{Q}_{H} , respectively, before the indicated steady state input conditions were established.


 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the mostrecent \uparrow transition of the clock, indicates a one-bit shift.

The 100000362 features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

Connection/Logic Diagram



Schematic Diagram




Hex Inverter

Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Pin Configuration



Quadruple 2-Input Positive-NAND Gate with Open-Collector Outputs

Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: $Y = \overline{AB}$

100000365

Pin Configuration


Logic Diagram/Pin Designations

Quadruple 2-Input Exclusive-OR Gate

V_{CC} = Pin 14

Gnd = Pin 7


Positive logic: Y = A \theta B



Note: The 100000365 is a Schottky device.

100000262 100000330 100000341 100000366

Pin Configuration



Quadruple 2-Input Positive-NOR Gate


Logic Diagram/Pin Designations

$$V_{CC} = Pin 14$$


$$Gnd = Pin 7$$

Positive logic: $Y = \overline{A+B}$

Pin Configration



Functional Block Diagram



4-By-4 Register Files with 3-State Outputs

Pin Designations

 $V_{CC} = Pin 16$ Gnd = Pin 8

WRITE FUNCTION TABLE

WR	WRITE INPUTS			WORD			
WB	WA	GW	0	. 1	2	3	
L	L	L	Q = D	Ω0	00	Ω ₀	
L	н	L	σ0	Q = D	Q_0	Q_0	
н	L	L	α_0	a_0	Q = D	a_0	
н	н	L	α_0	α_0	Q_0	$\mathbf{Q} + \mathbf{D}$	
×	X	н	σ0	Q_0	Q_0	Q_0	

READ FUNCTION TABLE

READ INPUTS						
RB	RA	GR	Q1	Q2	Q3	Q4
L	L	L	W0B1	WOB2	W0B3	WOB4
L	н	Ĺ	W1B1	W1B2	W1B3	W1B4
н	L	L	W2B1	W2B2	W2B3	W2B4
Н	н	L	W3B1	W3B2	W3B3	W3B4
×	×	н	Z	Z	Z	Z

NOTES: A. H = high level,

L = low level,

X = irrelevant,

Z = high impedance (off)

- B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
- C. Q₀ = the level of Q before the indicated input conditions were established.
- D. W0B1 = The first bit of word 0, etc.

Continued....

Continued

The 100000367 16-bit TTL register file incorporates the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and seperate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form; that is, is a high-level signal is desired from the output, a high-level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, Gw is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the readenable input, GR, is high, the data outputs are inhibited and go into the high-impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

All inputs except read enable and write enable are buffered to lower the drive requirements. Input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and have high-sink-current, three-state outputs. Up to 256 of these outputs may be wire-AND connected for increasing the capacity up to 1024 words. Any number of these registers may be paralleled to provide n-bit word length.

The 100000367 is characterized for operation from 0°C to 70°C.


100000314 100000372

Pin Configuration Top View

GAM SELECT GAM SELECT GAM SELECT OUTPUT 1 INPUT 2 GAM SELECT GAM SELECT GAM SELECT GAM SELECT GAM SELECT

100000062, 100000326

TO-116 DUAL IN-LINE




100000314, 100000372

Differential Video Amplifier

This device is a monolithic two-stage differential input, differential output video amplifier. Emitter follower outputs enable the device to drive capacitive loads and all stages are current-source biased to obtain high power supply and common mode rejection ratios. This device provides fixed gains of 10, 100, or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option.

100000374

Pin Configuration




Positive-NAND Gate

Logic Diagram/Pin Designations


 $V_{CC} = Pin 14$ Gnd = Pin 7

Note: The 100000249 is a Schottky device.

Pin Configuration



Functional Block Diagram



BCD To Decimal Decoder

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8


Input/Output Truth Table

NO.		BCD I	NPU	r '				DEC	IMAL	. OUT	PUT			
	D	С	В	Α	0	1	2	. 3	4	5	6	7	8	9
0	L	L	L	L	L	н	Н	н	H	н	н	н	н	н
1	Ł	L	L	н	н	L	н	н	н	н	Н	н	н	н
2	L	L	Н	L	н	Н	L	н	н	н	Н	н	н	н
3	Ł	L	н	н	н	н	н	L	н	н	н	н	н	н
4	L	н	L	L	н	н	н	н	L	н	н	н	н	н
5	Ł	Н	L	Н	н	н	н	н	н	L	н	Н	Н	н
6	L	н	н	L	н	н	н	н	н	н	L	н	н	н
7	L	н	н	н	н	н	н	н	н	Н	н	L	н	н
8	н	L	L	L	н	н	н	н	н	н	н	н	L	н
9	н	L	L	н	н	н	н	н	н	н	н	н	н	L
	н	L	н	L	н	Н	н	н	н	н	н	н	н	н
۵ ا	н	L	н	н	н	н	н	н	н	н	н	н	н	н
=	н	н	L	L	н	н	н	н	н	Н	н	н	н	н
INVALID	н	н	L	н	н	н	н	н	н	Н	н	н	н	н
<u>=</u>	н	н	н	L	н	Н	н	н	Н	н	н	н	н	н
	н	н	н	н	н	Н	н	н	н	н	н	н	н	н

H high level, L - low level

The 100000375 is a monolithic decimal decoder consisting of eight inverters and ten four-input Nand gates. The inverters are connected in pairs to make BCD input data available for decoding by the Nand gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions. This device features familiar transistor-transistor-logic (TTL) circuits with inputs and outputs which are compatible for use with other TTL and DTL circuits. D-c noise margins are typically one volt.

Pin Configuration



Dual 2-Wide 2-Input AND-OR-INVERT Gates (One Gate Expandable)


Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

Positive logic: $\overline{Y=AB+CD+X}$

Pin Configuration



Logic And Connection Diagram



CC = (14) GND = (7) A,F PACKAGES

) = Denotes Pin Numbers for 14 Pin Dual-in-Line Package

Divide-By-Twelve Counter/Storage Element

Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Truth Table

	OUTPUT						
Count	D	С	В	Α			
0	0	0	0	0			
1	0	0	0	1			
2	0	0	1	0			
2 3	0	0	1	1			
4	0	1	0	0			
5	0	1	0	1			
6	0	1	1	0			
7	0	1	1	1			
8	1	0	0	0			
9	1	0	0	1			
10	1	0	1	0			
11	1	0	1	1			


*Connected for Divide-by-Twelve operation (output A connected to

The 100000377 Divide-by-Twelve Counter is a four-bit subsystem consisting of divide by two and divide by six counters in a 14 pin package. For Divide-by-Twelve operation, output A is connected externally to the clock 2 input.


The 100000377 has strobed paralleled data entry capability so that the counter may be preset to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at a "0" level. For additional flexibility, this device is provided with a common reset. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse, however, there is no restriction on transition time since the individual binaries are level sensitive. The data strobe and reset functions are asynchronous with respect to the clock.

Pin Configuration



Equivalent Circuit



Monolithic Operational Amplifier

Pin Designations

- 1. A
- 2. B
- 3. C Output Lag
- 4. D V-
- 5. E
- 6. **F** V+
- 7. G
- 8. H
- 9. J Input Lag
- 10. K

The 100000378 is a monolithic operational amplifier designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components.

100000290 100000354 100000379

Pin Configuration 3-Lead Metal Box - OUTPUT INPUT (CASE) GND **BOTTOM VIEW** 100000290 INPUT (CASE) OUTPUT GND--BOTTOM VIEW 100000354, 100000379 Schematic 100000290, 100000354


100000379

Three-Terminal Negative Regulator

The 100000290, 100000354, and the 100000379 are three-terminal negative regulators. The 100000290 and the 100000354 have fixed output voltages of -12V and the 100000379 has a fixed output voltage of -5V. These devices need only one external component--a compensation capacitor at the output.


Pin Configuration Metal Can

REGULATED OUTPUT



Note Pin 4 connected to case TOP VIEW

Schematic



Positive Voltage Regulator


The 100000359 and the 100000380 are positive voltage regulators. The design of the biasing circuitry removes any minimum load current requirement and at the same time reduces standby current drain, permitting higher voltage operation.

These regulators also feature fast response to both load and line transients, freedom from oscillations with varying resistive and reactive loads and the ability to start reliably on any load within rating.

Note:

The 100000359 is specified for operation from -25°C to 85°C. The 100000380 is specified for operation from 0°C to 70°C and for output voltages to 30V.

Pin Configuration Metal Can Package



Dynamic Shift Register

Pin Designations


 $V_{SS} = Pin 5$


 $V_{GG} = Pin 10$

The 100000381 360/359, 228/287, 40/32 bit dynamic shift register is a monolithic MOS integrated circuit utilizing p-channel enhancement mode low threshold technology to achieve bipolar compatibility. The register lengths are lengthened or shortened by hard wiring the length select line to V_{GG} or V_{SS} . This device features DTL/TTL compatibility.


Logic Diagrams

100000111, 100000382





100000125



100000111 100000382

Buffer Registers

Logic Diagram/Pin Designations

 $V_{CC} = Pin 24$

Gnd = Pin 12

Truth Tables

Dual 5-Bit Buffer Registers Nos. 100000111 and 100000382

D_n	Q_{n+1}
1	1
0	0

10-Bit Buffer Register No. 100000109

D _n	RESET	Q_{n+1}
1	1	1
0	1	0

10-Bit Buffer Register-Inverted Inputs No. 100000125

D_n	RESET	Q_{n+1}
0	1	1
1	1	0

Notes:

 $\overline{RESET} = 0 \Rightarrow Q = 0$ (overrides clock). n is time prior to clock. n+1 is time following clock.


These buffer registers are arrays of ten clocked "D" flip-flops. The flip-flops are arranged as a dual 5 array (100000111 & 100000382) and single 10 arrays with reset (100000109 and 100000125).

The 100000111, 100000382 and 100000109 have true "D" inputs. The logic state presented at these "D" inputs will appear at the Q outputs after a negative transition of the clock. The 100000125 has complementing "D" inputs ("\overline{D}"). The logic state presented at these "\overline{D}" inputs will invert and appear at the Q outputs after a negative-going transition of the clock. The complementing input ("\overline{D}") permits the use of standard AND-OR-IN-VERT gates to achieve the AND-OR function without additional gate delays.

100000504

Pin Configuration

MAKE NO EXTERNAL CONNECTION



Pin Designations

Dual 2-Wide 2-Input AND-OR-INVERT Gates

 $V_{CC} = Pin 14$


Gnd = Pin 7

Positive logic: $Y = \overline{AB + CD}$


Note: 100000504 is a Schottky device.

100000252 100000128 100000384

Logic Symbol




Pin Configuration




Logic Diagrams

100000128



100000252, 100000384



Up/Down Decade and Binary Counters

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Mode Selection (Both Counters)

MR	PL	CP_U	CP_D	Mode
Н	X	X	X	Preset (Asyn.)
L	L	Х	Х	Preset (Asyn.)
L	н	Н	Н	No Change
L	Н	CP	Н	Count Up
L	Н	Н	CP	Count Down

Notes:

H = High voltage level L = Low voltage level

X = Don't care condition

CP = Clock pulse.

The 100000252 & 100000384 are synchronous Up/Down BCD Decade Counters and the 100000128 is a synchronous Up/Down 4-Bit Binary Counter. All these counters have separate up/down clocks, parallel load facility, terminal count outputs for multidecade operation and an asynchronous overriding master reset.

These counters can be reset, preset and count up or down. The operating modes are tabulated in the Mode Selection table. The operating modes of both devices are identical; the only difference between the devices is the count sequences.

Counting is synchronous, with the outputs changing state after the Low to High transition of either the Count-Up Clock ($\mathrm{CP_U}$) or Count-Down Clock ($\mathrm{CP_D}$). The direction of counting is determined by which clock input is pulsed while the other clock input is High. (Incorrect counting will occur if both the count-up clock and count-down clock inputs are Low simultaneously.) All counters will respond to a clock pulse on either input by changing to the next appropriate state of the count sequence. The state diagram for the 100000252 & 100000384 show the regular sequence and in addition shows the sequence of states if a code greater than nine is present in the counter.

Continued....

100000252 100000128 100000384

Continued

Logic Equations for Terminal Count

100000252, 100000384

$$\begin{array}{ll} \mathsf{TC}_{\mathsf{U}} &= \ \mathsf{Q}_{0} \cdot \overline{\mathsf{Q}_{1}} \cdot \overline{\mathsf{Q}_{2}} \cdot \mathsf{Q}_{3} \cdot \overline{\mathsf{CP}_{\mathsf{U}}} \\ \mathsf{TC}_{\mathsf{D}} &= \ \overline{\mathsf{Q}_{0}} \cdot \overline{\mathsf{Q}_{1}} \cdot \overline{\mathsf{Q}_{2}} \cdot \overline{\mathsf{Q}_{3}} \cdot \overline{\mathsf{CP}_{\mathsf{D}}} \end{array}$$


100000128

$$TC_{U} = Q_{0} \cdot Q_{1} \cdot Q_{2} \cdot Q_{3} \cdot \overline{CP_{U}}$$


$$TC_{D} = \overline{Q_{0}} \cdot \overline{Q_{1}} \cdot \overline{Q_{2}} \cdot \overline{Q_{3}} \cdot \overline{CP_{D}}$$

State Diagrams

100000252, 100000384



100000128



COUNT DOWN -----

All counters have a parallel load (asynchronous) facility which permits the device to be preset. Whenever the parallel load (\overline{PL}) input is Low, and Master Reset is Low, the information present on the Parallel Data inputs $(P_A,\ P_B,\ P_C,\ P_D)$ will be loaded into the counters and appear on the outputs independent of the conditions of the clock inputs. When the Parallel Load Input goes High, this information is stored in the counters and when the counters are clocked they change to the next appropriate state in the count sequence. The Parallel Data inputs are inhibited when the Parallel Load is High and have no effect on the counters.


The Terminal Count-Up (\overline{TC}_U) and Terminal Count-Down (\overline{TC}_D) outputs (carry and borrow, respectively) allow multidecade counter operations without additional logic. The counters are cascaded by feeding the terminal count-up output to the count-up clock input and terminal count-down clock input of the following counter.

The terminal count-up outputs are Low when their count-up clock inputs are Low and the counters are in state nine (100000252 & 100000384) and state fifteen (100000128). Similarly, the terminal count-down outputs are Low when their count-down clock inputs are Low and both counters are in state zero. Thus, when the 100000252 & 100000384 counters are in state nine and the 100000128 counter is in state fifteen and all are counting up, or all counters are in state zero and counting down, a clock pulse will change the counter's state on the rising edge and simultaneously clock the following counter through the appropriate active Low terminal count output. There are two gate delays per state when these counters are cascaded.


The asynchronous Master Reset input (MR), when High, overrides all input and clears the counters. Master reset overrides parallel load so that when both are activated the counters will be reset. (Obviously, both parallel load and master reset must not be deactivated simultaneously for predictable operation.)

100000231 | 100000385

Pin Configuration



Functional Block Diagram



Dual Peripheral Driver


Pin Designations

V+ = Pin 14

V- = Pin 8

Gnd = Pin 7

Pin Configuration



100000387

4-Bit Bistable Latches

Logic Diagram/Pin Designations

$$V_{CC} = Pin 5$$


Gnd = Pin 12

Function Table (Each Latch)

In	puts	Ouputs		
D	G	Q	Q	
L	Н	L	Н	
Н	H	н	L	
x	L	Q_0	$\overline{\mathtt{Q}}_0$	

These latches are suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high, and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

Pin Configuration



Parallel-Load 8-Bit Shift Register

Pin Designations


 $V_{CC} = Pin 16$

Gnd = Pin 8

FUNCTION TABLE

		INTE	RNAL	ОПТРИТ			
SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL	OUT	PUTS	
LOAD	INHIBIT	CLOCK	SERIAL	A H	QA	QΒ	QΗ
L	×	×	X	ah	а	ь	h
н	L	L	×	x	Q _A 0	Q_{B0}	Q _{H0}
н	L	· •	н	x	н	Q_{An}	QGn
н	L	†	Ł	X	L	Q_{An}	QGn
н	н	t	×	×	QAO	Q_{BO}	QH0

Pin Configuration



Quadruple 2-Input Positive-NAND Gates With Open-Collector Outputs

Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7


Positive logic: Y=AB

100000331 100000391 100000392

Pin Configuration 100000331, 100000392



Functional Block Diagram 100000391



4-Bit Binary and Decade Counters

Pin Designations

 $V_{CC} = Pin 5$

Gnd = Pin 10

NC = No internal connections

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 100000391, and divide-by-eight for the 100000331 and 100000392.

All of these counters have a gated zero reset and the 100000391 also has gated set-to-nine inputs for use in BCD nine's complement applications.


Notes:

- 1. The B input is connected to the $Q_{\mbox{\scriptsize A}}$ output.
- 2. The input count pulses are applied to input A and the outputs are as described in the appropriate function table.
- 3. A symmetrical divide-by-ten count can be obtained from the 100000391 counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .


Continued....

100000331 100000391 100000392

Pin Configuration 100000331, 100000392




Functional Block Diagram




Continued....

Pin Configuration



Schematic and Connection Diagram




Quadruple 2-Input TIL-MOS Interface Gate

Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Pin Configuration




TTL-MOS Hex Inverter

Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7

Schematic



Pin Configuration



Quadruple 2-Input Exclusiveor Gate with Open-Collector Output

Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

Positive logic: $Y=A \oplus B = \overline{A}B + A\overline{B}$

FUNCTION TABLE				
INPUTS	OUTPUT			
A B	Y			
L L	L			
L H	н			
H L	H			
н н	L			

100000256 100000401 THRU 100000415 100000421 THRU 100000435 100000437 100000438 100000491 THRU 100000498

Pin Configuration




1024-Bit Programmable Bipolar Read Only Memory

Pin Designations


 $V_{CC} = Pin 16$ Gnd = Pin 8

This integrated circuit is a high-speed, electrically programmable, full decoded TTL bipolar 1024-bit read only memory, organized as 256 words by 4 bits. On chip address decoding, two chip enable inputs and uncommitted collector outputs are provided.

The same address inputs are used for both programming and reading.



Logic and Connection Diagram



Dual 144-bit mask Programmable Static Shift Register

Pin Designations

 $V_{GG} = Pin 4$

 V_{SS} = Pin 8


Truth Table

LOAD CONTROL	INPUT	FUNCTION
0	0	Recirculate
0	1	Recirculate
1	0	''0'' is written
1	1	''1'' is written

The 100000436 is a monolithic dual 144-bit static shift register/accumulator utilizing a silicon gate low threshold P-channel enhancement mode technology to achieve complete bipolar compatibility.

100000256 100000401 THRU 100000415 100000421 THRU 100000435 100000437 100000438 100000491 THRU 100000498

Pin Configuration



1024-Bit Programmable Bipolar Read Only Memory

Pin Designations

 V_{CC} = Pin 16 Gnd = Pin 8


This integrated circuit is a high-speed, electrically programmable, full decoded TTL bipolar 1024-bit read only memory, organized as 256 words by 4 bits. On chip address decoding, two chip enable inputs and uncommitted collector outputs are provided.

The same address inputs are used for both programming and reading.

100000258 100000347 100000348 100000349 100000350 100000351 100000352 100000353 100000485 100000486

Pin Configuration OUTPUT O: SUPPLY VOLTAGE OUTPUT O2 ENABLE 15 Εı OUTPUT - 03 14 ADDRESS OUTPUT 13 **ADDRESS** 12 ADDRESS OUTPUT OUTPUT 06 11 ADDRESS OUTPUT - O7 10 ΑO ADDRESS GROUND - GND OUTPUT

Block Diagram



256 Bit Bipolar (32x8) Electrically Programmable Read Only Memory

This device is a field programmable, 256-bit, DTL and TTL compatible, bipolar read only memory.

The three-state output of this device provides a low impedance driver Q_2 for driving capacitance on the memory output; no pullup resistor is required. When the chip enable is low, D_1 and D_2 are off and either Q_1 or Q_2 is on, depending upon the data in the memory array. When the chip enable is high, D_1 and D_2 are on and Q_1 and Q_2 are off, permitting wire ORing of memory outputs. In a system enviornment, up to 21 memory outputs of the read only memory can be connected to a common bus. All of the devices, except one, are placed in the high impedance state. The selected device is enabled and has the characteristics of a TTL totem pole output.


Memory Operation

The memory is addressed with inputs A_0 through A_4 which select one of 32 words. To enable the outputs for a readout, enable E_1 must be low. If the enable is high, the outputs are held off permitting wire "OR"ing of the three-state outputs of several packages. The use of the enable permits expansion to greater than 32 words.

100000140 100000141 100000142 100000148 100000149 100000215 100000216 100000217 100000218 100000219 100000269 100000270 100000271 100000272 100000273 100000274 100000275 100000276 100000277 100000278 100000279 100000280 100000499 100000500

Pin Configuration O I 1 16 V_{CC} O 2 2 15 CE O 3 3 14 A₄ O 4 4 13 A₃ O 5 5 12 A₂ O 6 6 0 11 A_I O 7 7 0 0 9 0 8

Functional Block Diagram




256-Bit Bipolar Read Only Memory

Logic Diagram/Pin Designations

$$V_{CC} = Pin 16$$
 $Gnd = Pin 8$

These high speed, electrically programmable, fully decoded TTL bipolar 256-bit read only memories are organized as 32 words by 8 bits.

Memory expansion is simple; three-state outputs are provided on the 100000215; uncommitted collector outputs are provided on all other devices. Each device has on-chip address decoding and chip enable. The memory is fabricated with all logic level zeroes(low); logic level ones (high) can be electrically programmed in the selected bit locations. The same address inputs are used for both programming and reading.



Dual Monostable Multivibrators w/Schmitt-Trigger Inputs

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

FUNCTION TABLE
(EACH MONOSTABLE)

IN	INPUTS				
CLEAR	Α	В	α	ā	
L	×	X	L	н	
×	н	×	L	Н	
×	×	L	L	н	
н	L	↑	~	v	
н ↑ н 127 72					
Also see description and switching					
characte	ristics				

- H = high level (steady state)
- L = low level (steady state)
- ↑ = transition from low to high level
- + = transition from high to low level

□ = one high-level pulse

T= one low-level pulse

X = irrelevant

The 100000 502 is a monolithic dual multivibrator and features a negative-transition-triggered input and a positive-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input.


Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL hysteresis) for B input allows jitter-free triggering from inputs with transition rates as slow as 1 volt/second, providing the circuit with excellent noise immunity of typically 1. 2volts. A high immunity to V_{CC} noise of typically 1.5 volts is also provided by internal latching circuitry.

Once fired, the outputs are independent of further transitions of the A and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses may be of any duration relative to the output pulse. Output pulse length may be varied from 35 nanoseconds to the maximums shown in the above table by choosing appropriate timing components. With Rext = $2k\Omega$ and C_{ext} = 0, an output pulse of typically 30 nanoseconds is achieved which may be used as a d-c-triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length. Typical triggering and clearing sequences are illustrated as a part of the switching characteristics waveforms.

Pulse width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

100000504

Pin Configuration



Dual 2-Wide 2-Input AND-OR-INVERT Gates

Pin Designations


 $V_{CC} = Pin 14$

Gnd = Pin 7


Positive logic: $Y = \overline{AB + CD}$

Note: 100000504 is a Schottky device.

Pin Configuration



Logic Diagram



Up / Down Decade Counter

Pin Designstions


 $V_{CC} = Pin 16$

Gnd = Pin 8


The 100000508 is a TTL, compatible, up-down decade counter which is capable of being preset to any number from 0 through 9. A load input controls the asynchronous entry of these numbers, and sets all outputs to appropriate state.

Counting is performed through two clock linesone controlling the count in the up direction, and
the other in the down direction. Two outputs,
Borrow and Carry, are connected to the clock inputs of subsequent counters to provide for counting to numbers greater than 9. The counter is
synchronous by itself, and "semi-synchronous"
(two gate delays between stages) when cascaded.

Pin Configuration



Logic Diagram



BCD to Decimal Decoder

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

Truth Table


D	С	В	Α
0	0	0	0
0	0	0	1
0	О	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1 1	1
1	1	0	. 0
1	1	0 `	- 1
1	1	1	0 ,
1	1	1	· 1

Truth Table


0	1	2	3	4	5	6	7	8	9
0	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1
1	1	1	1	1	0	1	1	1	1
1	1	1	1	1	1	0	1	1	1
1	1	1	1	1,	1	1	0	1	1
1	1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	_1	1	1	1	1
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1

The 100000509 BCD-to-Decimal Decoder is a TTL MSI array utilized in decoding and logic conversion applications. The 100000509 decodes a four bit BCD number to one of ten outputs.

Pin Configuration



Logic and Connection Diagram



8-Bit Parallel-In Serial-Out Shift Register

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8

The 100000510 utilizes compatible TTL circuitry to provide an eight-bit parallel-in serial-out shift register designed to operate at frequencies of 20MHz. The device also features gating to inhibit clocking, parallel load control, and both Q and $\overline{\rm Q}$ outputs from the last flip-flop for added flexibility.


NOTES:

 The Clock Inhibit input, when in the logical "1" state, will inhibit the Clock. It must be in the logical "0" state for clocking to occur.


There is no difference between the Clock Input and the Clock Inhibit input. Their functions may be reversed if ease of layouts results.

- 2. Clocking occurs on the positive-going transition of the Clock input.
- 3. Data on the D1 through D8 inputs will be entered on the negative-going transition of the Load input. This information is entered independent of the state of the Clock, Clock Inhibit, or Serial Input lines. Information on these parallel inputs may be changed while the Load line is enabled thus changing the information in the register.
- The logic level applied to the Serial Input is entered into the first flip-flop when the register is clocked.

Pin Configuration



Logic and Connection Diagram



8-Bit Serial-In Parallel-Out Shift Register


Pin Designations

 $V_{CC} = Pin 14$


Gnd = Pin 7

The 100000511 utilizes compatible TTL circuitry to provide an eight-bit serial-in parallel-out shift register designed to operate at frequencies of 20MHz. Other features include gated serial inputs for strobe capability and a clear input which, when taken to a logical 0, asynchronously sets all flip-flops to the logical 0 state. Because the flip-flops are R-S instead of J-K, input information may be changed immediately prior to the triggering edge of the clock waveform. Logical 1 levels on SA and SB enter logical 1's into the shift register. Clocking occurs on the positive-going edge of the clock pulse.

Pin Configuration



Logic Diagrams



Up/Down Binary Counter

Pin Designations

 $V_{CC} = Pin 16$

Gnd = Pin 8


The 100000512 is a TTL compatible, up-down binary counter which is capable of being preset to any number from 0 through 15. A load input controls the asynchronous entry of these numbers, and sets all outputs to appropriate state.

The DM7563/DM8563 is a TTL, Series 54/74 compatible, up-down binary counter which is capable of being preset to any number from 0 through 15. A load input controls the asynchronous entry of these numbers, and sets all outputs to appropriate state.

Counting is performed through two clock linesone controlling the count in the up direction, and
the other in the down direction. Two outputs, Borrow and Carry, are connected to the clock inputs
of subsequent counters to provide for counting to
numbers greater than 15. The counter is synchronous by itself, and "semi-synchronous" (two
gate delays between stages) when cascaded.

100000158 100000340 100000515

Pin Configuration



Quadruple 2-Input Positive-NAND Gate

Logic Diagram/Pin Designations


 $V_{CC} = Pin 14$ Gnd = Pin 7

Positive logic: $Y = \overline{AB}$

Note: The 100000158 is a Schottky device.

Pin Configuration

Block Diagram



Asynchronous Receiver/Transmitter

The Asynchronous Receiver/Transmitter is an LSI subsystem which accepts binary characters from either a terminal device or a computer and receives/transmits this character with appended control and error detecting bits. All characters contain a start bit, 5 to 8 data bits, one or two stop bits and either odd/even parity or no parity. The baud rate (bits per word), parity mode and the number of stop bits are externally selectable.


Description of Pin Functions

Pin No.	Name	Symbol	Function
1	V _{cc} Power Supply	vcc	+5V Supply
2	Vgg Power Supply	Vgg	-12V Supply
3	Ground	Vgr	Ground
4	Received Data Enable	RDE	A logic "0" on the receiver enable line places the received data onto the output lines.
5-12	Received Data Bits	RD8-RD1	These are the 8 data output lines. Received characters are right justified, the LSB always appears on RDI. These lines have tri-state outputs: i.e., they have the normal TTL output characteristics when RDE is "0" and a high impedance state when RDE is "1". Thus, the data output lines can be bus structure oriented.
13	Receive Parity Error	PE	This line goes to a logic "I" if the re- ceived character parity does not agree with the selected POE.
14	Framing Error	FE	This line goes to a logic "1" if the re- ceived character has no valid stop bit.
15	Over-Run	OR	This line goes to a logic "1" if the previously received character is not read (DA line not reset) before the present character is transferred to the receiver holding register.
16	Status Word Enable	SWE	A logic "0" on this line places the status word bits (PE, FE, OR, DA, TBMT) onto the output lines. These are tri-state also.
17	Receiver Clock	RCP	This line will contain a clock whose frequency is 16 times (16X) the desired receiver baud rate.
18	Reset Data Available	RDA	A logic "0" will reset the DA line.
19	Receive Data Available	DA	This line goes to a logic "I" when an entire character has been received and transferred to the receiver holding register.
20	Serial Input	SI	This line accepts the serial bit input stream. A Marking (logic "I") to spacing (logic "0") transition is re- quired for initiation of data reception.
21	External Reset	XR	Resets all registers. Sets SO, EOC, and TBMT to a logic "1".
22	Transmitter Buffer Empty	твит .	The transmitter buffer empty flag goes to a logic "I" when the data bits holding register may be loaded with another character.
23	Data Strobe	DS	A strobe on this line will enter the data bits into the data bits holding register. Initial data transmission is initiated by the rising edge of DS.
24	End of Character	FOC	This line goes to a logic "1" each time a full character is transmitted. It re- mains at this level until the start of transmission of the next character.
25	Serial Output	SO	This line will serially, by bit, provide the entire transmitted character. It will remain at a logic "I" when no data is being transmitted.

Continued

Continued

Transmitter Block Diagram




Description of Pin Functions (Continued)


Pin No.	Name	Symbol	Function
26-33	Data Bit Inputs	DB1-DB8	There are up to 8 data bit input lines available.
34	Control Strobe	CS	A logic "1" on this lead will enter the control bits (EPS, NB1, NB2, TSB, NP) into the control bits holding register. This line can be strobed or hard wired to a logic "1" level.
35	No Parity	NP	A logic "1" on this lead will eliminate the parity bit from the transmitted and received character (no PE indication). The stop bit(s) will immediately follow the last data bit. If not used, this lead must be tied to a logic "0".
36	Number of Stop Bits	TSB	This lead will select the number of stop bits. 1 or 2, to be appended immediately after the parity bit. A logic "0" will insert 1 stop bit and a logic "1" will insert 2 stop bits.
37-38	Number of Bits Character	NB2. NB1	These two leads will be internally decoded to select either 5, 6, 7 or 8 data bits character. NBI NB2 Bits Character 0 0 5 1 0 6 0 1 7 1 1 8
39	Odd Even Parity	EPS	The logic level on this pin selects the type of parity which will be appended immediately after the data bits. It also determines the parity that will be checked by the receiver. A logic "O" will insert odd parity and a logic "I" will insert even parity.
40	Transmitter Clock Line	TCP	This line will contain a clock whose frequency is 16 times (16X) the desired transmitter baud rate.

Continued....

Receiver Block Diagram



Continued



Transmitter Operation

Initializing

Power is applied, external reset is enabled and clock pulse is applied having a frequency of 16 times the desired baud rate. The above conditions will set TBMT, EOC and SO to logic "1" (line is marking).

After initializing is completed, user may set control bits and data bits with control bits selection normally occurring before data bits selection. However, one may set both DS and CS simultaneously if minimum pulse width specifications are followed. Once data strobe (DS) is pulsed the TBMT signal will change from a logic "1" to a logic "0" indicating that the data bits holding register is filled with a previous character and is unable to receive new data bits, and transmitter shift register is transmitting previously loaded data. TBMT will return to a logic "1". When transmitter shift register is empty, data bits in the holding register are immediately loaded into the transmitter shift register for transmission. The shifting of information from the holding register to the transmitter shift register will be followed by SO and EOC going to a logic "O", and TBMT will also go to a logic "1" indicating that the shifting operation is completed and that the data bits holding register is ready to accept new data. It should be remembered that one full character time is now available for loading of the next character without loss in transmission speed due to double buffering, (separate data bits holding register and transmitter shift register).

Data transmission is initiated with transmission of a start bit, data bits, parity bit (if desired) and stop bit(s). When the last stop bit has been on line for one bit time, EOC will go to a logic "1" indicating that new character is ready for transmission. This new character will be transmitted only if TBMT is a logic "0" as was previously mentioned.

Continued....

100000130 100000536 TURN POWER ON PULSE EXTERNAL RESET SELECT BAUD RATE-16 X CLK

Continued

SET CONTROL BITS

THE LINE TRANSITIONED

HAS A START BIT BEEN VERIFIED? 8 X 16 X CLK

LOAD START BIT INTO RECEIVER SHIFT REGISTER

HAS BIT TIME LAPSED?

SHIFT AND LOAD DATA BIT INTO RECEIVER SHIFT REGISTER

HAS THE

RECEIVED

HAS I BIT TIME ELAPSED

HAS
THE PROPER
PARITY BIT BEEN
RECEIVED

HAS BIT TIME ELAPSED

DA= O

TRANSFER DATA BITS FROM SHIFT REGISTER TO DATA BITS HOLDING REGISTER

DA = I

EXAMINE OUTPUTS STROBE STATUS WORD ENABLE

RESET DATA AVAILABLE -DA = O

YES

ΝO

YES

YES

NO

SET PARITY ERROR REGISTER TO I

SET FRAMING ERROR NO

SET OVER RUN REGISTER TO

Receiver Operation

Initializing

Power is applied, external reset is enabled, and clock pulse is applied having a frequency of 16 times the desired baud rate. The previous conditions will set data available (DA) to a logic "0".

After initializing is completed, user should note that one set of control bits will be used for both receiver and transmitter making individual control bit setting unnecessary. Data reception starts when serial input signal changes from Marking (logic "1") to spacing (logic "0") which initiates start bit. The start bit is valid if. after transition from logic "1" to logic "0", the SI line continues to be at logic "0", when center sampled, 8 clock pulses later. If, however, line is at a logic "1" when center sampling occurs the start bit verification process will be reset. If the Serial Input line transitions from a logic "1" to a logic "0" (marking to spacing) when the 16X clock is in a logic "1" state, the bit time for center sampling will begin when the clock line transitions from a logic "1" to a logic "0" state. After verification of a genuine start bit, data bit reception, parity bit reception and stop bit(s), reception proceeds in an orderly manner.

While receiving parity and stop bit(s) the receiver will compare transmitted parity and stop bit(s) with control data bits (parity and number of stop bits) previously set and indicate an error by changing the parity error flip-flop and/or the framing error flip-flop to a logic "1". It should be noted that if the No Parity Mode is selected the PE (parity error) will be unconditioning set to a logic "0".

Once a full character is received, internal logic looks at the data available (DA) signal to determine if data has been read out. If the DA signal is at a logic "1" the receiver will assume data has not been read out and the overrun flip-flop of the status word holding register will be set to a logic "1". If the DA signal is at a logic "0" the receiver will assume that data has been read out. After DA goes to a logic "1", the receiver shift register is now ready to accept the next character and has one full character time to remove the received character.

SET OVER RUN REGISTER TO O


SET PARITY ERROR REGISTER TO O

YES SET FRAMING ERROR REGISTER TO O


Continued....

Continued

Receiver Propagation Delay Timing Diagram




Receiver Timing Diagram



- NOTES:


 I. THIS IS THE TIME WHEN THE ERROR CONDITIONS ARE DETECTED, IF ERROR OCCURS.
 - DATA AVAILABLE IS SET ONLY WHEN THE RECEIVED DATA, PE, FE, OR HAS BEEN TRANSFERRED TO THE HOLDING REGISTERS. (SEE RECEIVER BLOCK DIAGRAM).
 - ALL INFORMATION IS GOOD IN HOLDING REGISTER UNTIL DATA AVAILABLE TRIES TO SET FOR NEXT CHARACTER.
- 4. ABOVE SHOWN FOR 8 LEVEL CODE PARITY AND TWO STOP. FOR NO PARITY, STOP BITS FOLLOW DATA.
- FOR ALL LEVEL CODE THE DATA IN THE HOLDING REGISTER IS RIGH JUSTIFIED; THAT IS, LSB ALWAYS APPEARS IN RDI (PIN 12).

Transmitter Timing Diagram




NOTE: TRANSMITTER INITIALLY ASSUMED INACTIVE AT START OF DIAGRAM. SHOWN FOR 8 LEVEL CODE AND PARITY AND TWO STOPS.

- 1: BIT THE = 16 CLOCK CYCLES.
- 2: IF TRANSMITTER IS INACTIVE THE START PULSE WILL APPEAR ON LINE WITHIN I CLOCK CYCLE OF TIME DATA STROBE OCCURS. SEE DETAIL.
- SINCE TRANSMITTER IS DOUBLE BUFFERED ANOTHER DATA STROBE CAN OCCUR ANY-WHERE DURING TRANSMISSION OF CHARACTER I.




REV. 03

Pin Configuration



Block Diagram



1024 X 1 Bit Bipolar RAM, Open Collector

Pin Designations

$$V_{CC} = Pin 16$$

Pin = Pin 8


The 100000465 is a high speed 1024-bit random access memory organized as 1024 words X 1 bit. It requires a single +5 volts power supply and features very low current PNP input structures. It is fully TTL compatible, and includes on-chip decoding and a chip enable input for ease of memory expansion.

Truth Table


ĈĘ	R/W	Dį	MODE	ОШТРИТ
0	0	0	Write	High
0	0	1	Write	High
0	1	×	Read	Data
1	X	×	Chip	1
			Disabled	

X= Don't care.

Pin Configuration



Schematic



Voltage Comparator


Pin Designations

V+ = Pin 3


Gnd = Pin 12

The 100000470 operates from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. The input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Pin Configuration



Schematic




Quadruple 2- Input Positive NAND Gate

Pin Designations


$$V_{CC} = Pin 14$$

Gnd = Pin 7

Pin Configuration




Schematic




Three Terminal Negative Regulator

The 100000484 is a three-terminal negative regulator with a fixed output voltage of -5V. This device needs only one external component - a compensation capacitor at the output. Worst case guarantees on output voltage deviation due to any combination of line, load or temperature variation assure satisfactory system operation.


100000487 **MOS Clock Driver** Quad NMOS Memory Address Driver (High Fanout)



Pin Configuration



Logic Diagram



Sense Amplifier


Pin Designations

V + = Pin 1 & 14


V -= Pin 8

Gnd = Pin 7

Pin Configuration



Logic Diagram



High-Speed 6-Bit Identity Comparitor


Pin Designations

 $V_{CC} = Pin 16$


Gnd = Pin 8

The 100000540 is a very high speed 6-Bit Identity Comparator. The device compares two words of up to 6-bits and indicates identity in less than 12 ns. It is easily expandable to any word length by using either serial or parallel expansion techniques. When the Enable Input (E) is LOW, it forces the output LOW. The device is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all TTL product families.

Logic Symbol



Pin Configuration



Positive Logic : See Truth Table

8- Bit Parallel-Out Serial Shift Registers

Pin Designations

$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

Truth Table

			OUTP	JTS			
	CLEAR	CLOCK	Α	В	Q_A	αB	Q _H
ſ	L	X	Х	Х	L	L	L .
1	Н	L	×	X	Q _{A0}	$oldsymbol{a}_{B0}$	α_{H0}
1	Н	1	н	Н	н	Q_{An}	Q_{Gn}
	Н	↑	L	X F	L	Q_{An}	Q_{Gn}
1	H	↑	×	L	L	q_{An}	Q_{Gn}

Notes:

H = high level (steady state),

L = low level (steady state)

X = irrelevant (any input, including transitions)


↑ = transition from low to high level.

 \mathbf{Q}_{A0} , \mathbf{Q}_{B0} , \mathbf{Q}_{H0} = the level of \mathbf{Q}_{A} , \mathbf{Q}_{B} , or \mathbf{Q}_{H} , respectively, before the indicated steady-state input conditions were established.

Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most-recent † transition of the clock; indicates a one-bit shift.

The 100000541 features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

Pin Configuration



Parallel-Load 8-Bit Shift Register

Pin Designations

$$V_{CC}$$
 = Pin 16
Gnd = Pin 8

Truth Table

		INTE	RNAL	ОПТРИТ			
SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL	OUT	PUTS	
LOAD	INHIBIT	CLOCK	SENIAL	A H	QA	αB	ΩH
L	X	Х	X	a h	a	b	h
н	L	L	X	×	QAO	α_{B0}	Q _{H0}
н	L	1	н	×	Н	Q_{An}	Q_{Gn}
н	L	Ť	L	×	L	Q_{An}	Q_{Gn}
н	н	1	X	×	Q_{AO}	σ_{B0}	Q _{H0}

Notes:

H = high level (steady state),

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level


a...h = the level of steady-state input at inputs
A thru H, respectively.

 \mathbf{Q}_{A0} , \mathbf{Q}_{B0} , \mathbf{Q}_{H0} = the level of \mathbf{Q}_{A} , \mathbf{Q}_{B} , or \mathbf{Q}_{H} , respectively, before the indicated steady-state input conditions were established.


 \mathbf{Q}_{An} , \mathbf{Q}_{Gn} , = the level of \mathbf{Q}_{A} , or \mathbf{Q}_{G} , respectively, before the most recent \star transition of the clock.

The 100000542 is an 8-bit serial shift register which shifts the data in the direction of \mathbf{Q}_A toward \mathbf{Q}_H when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs which are enabled by a low level at the shift/load input. This register also features gated clock inputs and complementary outputs from the eighth bit.

Pin Configuration



Schematic




Quad Line Receiver

Pin Designations


$$V_{CC} = Pin 14$$
 $Gnd = Pin 7$

The 100000545 is a monolithic quad line receiver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

Pin Configuration



Schematic



Quad MDTL Line Driver

Pin Designations


V + = Pin 14

V - = Pin 1


Gnd = Pin 7

The 100000546 is a monolithic quad line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

Logic Diagram



Pin Configuration



Synchronous 4-Bit Counter

Pin Designations


$$V_{CC} = Pin 16$$

Gnd = Pin 8

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.


Pin Configuration




4096-Bit Dynamic Random Access Memory

All inputs except the chip-enable are fully TTL-compatible and require no pull-up resistors. The TTL-compatible opendrain buffer is guaranteed to drive 1 TTL gate. The low capacitance of the address and control inputs precludes the need for specialized drivers. The 100000590 uses only one clock (chip-enable) to simplify system design. The lowcapacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers. The data input and output are multiplexed to facilitate compatibility with a common bus system. A 12 line address is available, which minimizes external control logic and optimizes system performance.

Functional Block Diagram



Pin Configuration



100000625

Dual Peripheral Driver

 $V_{CC} = Pin 8$ Gnd = Pin 4


Truth Table 100000625

Positive logic: AB=X

A	В	Output X*
0	0	0
1	0	0
0	1	. 0
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

Pin Configuration



Dual Peripheral Driver


Truth Table 100000626

Positive logic: $\overline{AB}=X$

Α	В	Output X*
0	0	1
1	0	1
0	1	1
1	1	0

*''0'' Output \leq 0. 7V ''1'' Output \leq 100 μ A

Pin Configuration



100000627

Dual Peripheral Driver


Truth Table 100000627

Positive logic: A + B = X

A	В	Output X*
0	0	0
1	0	1
0	1	1
1	1	1

*''0'' Output \leq 0.7V ''1'' Output \leq 100 μ A

Pin Configuration



Quadruple 2-Input Positive-NAND Buffer With Open-Collector Outputs

Logic Diagram/Pin Designations

 $V_{CC} = Pin 14$

Gnd = Pin 7

Positive logic: $Y = \overline{AB}$

			D. 1. D. T.		
PART NUMBER F	REV	DESCRIPTION	PART NUMBER	REV	DESCRIPTION
101-000204- 101-000205- 101-000206- 101-000208- 101-000209- 101-000210- 101-000211- 101-000213- 101-000215- 101-000215- 101-000215- 101-000218- 101-000218- 101-000221- 101-000221- 101-000221- 101-000221- 101-000221- 101-000221- 101-000225- 101-000225- 101-000225- 101-000225- 101-000231- 101-000231- 101-000231- 101-000231- 101-000231- 101-000231- 101-000231- 101-000231- 101-000231- 101-000231- 101-000231- 101-000241- 101-000241- 101-000241- 101-000241- 101-000245- 101-000245- 101-000255- 101-000251- 101-000250- 101-000251- 101-000250- 101-00	888888888888888888888888888888888888888	XISTOR 2N3640 XISTOR BF 338 XISTOR BPJ 95 XISTOR PHOTO 0P640 DIODE ZENER 9 XISTOR PHOTO 50P640 DIODE TL209A (LED) LT ADMTG XISTOR 2N3906 XISTOR 2N3906 XISTOR 2N3906 XISTOR 2N3906 XISTOR 2N3906 XISTOR 2N4442 XISTOR TD-101 NPN XISTOR 2N219 NPN XISTOR 2N2055 NPN XISTOR 2N3053 PNP XISTOR 2N3053 PNP XISTOR 2N3055 NPN XISTOR 2N30571 NPN DIODE 1N914 DIODE 1N914 DIODE 1N914 DIODE 1N914 DIODE 1N3208 DIODE 1N4736A DIODE 1N4736A DIODE 1N5221 USE 101-185 DIODE SCR RCA 40654 DIODE SCR RCA 40654 DIODE RECT BRAKE ASSY XISTOR MJE 2955 XISTOR MJE 3055 DIODE SC 3V1/ 2 W1N52 XISTOR MJE 3055 DIODE SC 3V1/ 2 W1N52 XISTOR 2N3644 DIODE AL4F XISTOR MPS-U51 SELECTED DIODE RECT UCC ASR 33 XISTOR TTY UCC ASR 33 XISTOR TTY UCC ASR 33 XISTOR TTY XISTOR MDA 980-2 BRIDGE DIODE 5082-2811/ 2303 TRIAC 2N6165 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N32694 XISTOR 2N5574/ 5C50D DIODE BRODE 1N52A DIODE 1N557A DIODE 1N52A DIODE 1N557A DIODE 1N52A DIODE 1N557A DIODE 1N557A DIODE 1N557A DIODE 1N52A DIODE 1N557A DIODE 1N506 DIODE TRIAC XISTOR 2N3265 DIODE 1N506 DIODE TRIAC XISTOR 2N3265 DIODE 1N506 XISTOR 2N32665 DIODE 1N523 XISTOR N5683 XISTOR N5683 XISTOR N5685 XISTOR N56865 XISTOR N56866 XISTOR N56866 XISTOR N56866 XISTOR N56866 XIS	101-000289- 101-000291- 101-000293- 101-000294- 101-000296- 101-000299- 101-000300- 101-000301- 101-000305- 101-000305- 101-000305- 101-000305- 101-000305- 101-000305- 101-000307-	888888888888888888888888888888888888888	RECT MDA-980-2 XISTOR MJEIIO3 XISTOR PHOTO SPECIAL DIODE MDA-952-1 XISTOR MM4001 XISTOR MM3009 XISTOR SEE 101-298 XISTOR PN4258A PBP XISTOR PN4258A PBP XISTOR SPECIAL FOR 2230 XISTOR 2N4091 DIODE LD TIL-210 DIODE IN3062, TID778, FDN700 DIODE IN3305 XISTOR OUTLINE READOUT ASSY CTG DISK XISTOR 2N2905A DIODE ZENER 4.9V 1% 500MW DIODE MDA990-2

PART	PART
DESCRIPTION DESCRIPTION	NUMBER REV DESCRIPTION 102-000090- 00 RES 15.00K OHM 1/4W 5% 102-000092- 00 RES 18.00K OHM 1/4W 5% 102-000094- 00 RES 22.00K OHM 1/4W 5% 102-000094- 00 RES 22.00K OHM 1/4W 5% 102-000096- 00 RES 22.00K OHM 1/4W 5% 102-000096- 00 RES 27.00K OHM 1/4W 5% 102-000096- 00 RES 27.00K OHM 1/4W 5% 102-000099- 00 RES 23.00K OHM 1/4W 5% 102-000099- 00 RES 30.00K OHM 1/4W 5% 102-000099- 00 RES 30.00K OHM 1/4W 5% 102-000099- 00 RES 30.00K OHM 1/4W 5% 102-000109- 00 RES 50.00K OHM 1/4W 5% 102-000109- 00 RES 10.00K OHM 1/4W 5% 102-000119- 00 RES 10.00K OHM 1/4W 5% 102-0001
•	

PART	PART	
NUMBER REV DESCRIPTION 102-000176- 00 PES 56 00M OHM 1/4M 5%	NUMBER REV	DESCRIPTION PES 33 00 OHM 1//W 5% PTHER
Description Description	102-000263- 00 102-000264- 00 102-000265- 00 102-000268- 00 102-000268- 00 102-000271- 00 102-000271- 00 102-000274- 00 102-000275- 00 102-000275- 00 102-000276- 00 102-000276- 00 102-000278- 00 102-000278- 00 102-000280- 00 102-000280- 00 102-000281- 00 102-000281- 00 102-000283- 00 102-000285- 00 102-000286- 00 102-000286- 00 102-000296- 00 102-000290- 00 102-000291- 00 102-000291- 00 102-000291- 00 102-000291- 00 102-000291- 00 102-000291- 00 102-000291- 00 102-000291- 00 102-000301- 00 102-00	RES 33.00 OHM 1/ 4W 5% PIHER RES 160.00 OHM 1/ 2W 5% (1/2WR) RES 150.00 OHM 3/ 1% A-P WOU RES 220.00 OHM 1/ 2W 5% (1/2WR) RES 34.00 OHM 1/ 2W 5% CARBON RES 37.00 OHM 1/ 4W 1% RES 34.00 OHM 1/ 4W 1% RES 470.00 OHM 1/ 2W 5% RES 1.50 OHM 20W RES 1.50 OHM 20W RES 15.00 OHM 20W RES 50.00 OHM 20W RES 50.00 OHM 20W RES 50.00 OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% CARBON RES 10.00K OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 5% RES 50.00 OHM 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OHM 5% RES 50.00 OHM 1/ 2W 5% RES 50.00 OH

The state of the p	art, or used in whole of in part as the basis for manufact	Te or sure or returns, writing at the re-	en permission.
PART NUMBER REV	DESCRIPTION	PART NUMBER REV	DESCRIPTION
102-000352- 00 102-000355- 00 102-000356- 00 102-000357- 00 102-000358- 00 102-000360- 00 102-000361- 00 102-000362- 00 102-000365- 00 102-000365- 00 102-000366- 00 102-000366- 00 102-000366- 00 102-000366- 00 102-000366- 00 102-000370- 00 102-000370- 00 102-000372- 00 102-000372- 00 102-000375- 00 102-000375- 00 102-000378- 00 102-000378- 00 102-000378- 00 102-000380- 00 102-000380- 00 102-000380- 00 102-000380- 00 102-000388- 00 102-000388- 00 102-000388- 00 102-000388- 00 102-000388- 00 102-000389- 00 102-000389- 00 102-000390- 00 102-000391- 00 102-000390- 00 102-000390- 00 102-000390- 00 102-000390- 00 102-000390- 00 102-000390- 00 102-000390- 00 102-000390- 00 102-000390- 00 102-000390- 00 102-000400- 00 102-000401- 00 102-000401- 00 102-000401- 00 102-000401- 00 102-000401- 00 102-000401- 00 102-000401- 00 102-000401- 00 102-000401- 00 102-000401- 00 102-000402- 00 102-000401- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000402- 00 102-000403- 00 102-00	DESCRIPTION RES 8.00 OHM 10W 5% RES 33.00 OHM 10W 5% RES 33.00 OHM 1/8W 1½ RES 140.00 OHM 1/8W 1½ RES 140.00 OHM 1/8W 1½ RES 19.00 OHM 5W 5% POT 20.00K OHM 5W 5% RES 10.00K OHM 5W 5% RES 10.00K OHM 5W 5% RES 11.100 OHM 4W 5% PO.T. 500.00 OHM 1/4W 10% RES 12.00 OHM 4W 5% PO.T. 500.00 OHM 1/4W 10% RES 15.00 OHM 3W 5% VRIS 1KV2610A10QS RES 180.00 OHM 1/4W 1% RES 110.00 OHM 5W 5% RES 110.00 OHM 5W 5% RES 110.00 OHM 5W 5% RES 110.00 OHM 1/4W 1% RES 15.00 OHM 1/4W 1% RES 15.00 OHM 1/4W 1% RES 15.00 OHM 1/4W 1% RES 150.00 OHM 1/4W 1% RES 150.00 OHM 1/4W 1% RES 300.00 OHM 1/4W 1% RES 300.00 OHM 1/4W 1% RES 300.00 OHM 1/4W 1% RES 300 OHM 2.5W 5% ELZH N POT 100.00 OHM 1/4W 1% RES 310.00 OHM 1/4W 1% RES 475.00 OHM 1/4W 1% RES 475.00 OHM 1/4W 1% RES 475.00 OHM 1/4W 1% RES 316.00 OHM 1/4W 1% RES 316.00 OHM 1/4W 1% RES 180.00 OHM 1/4W 1% RES 110.00 OHM 1/4W 1% RES 110.00 OHM 1/4W 1% RES 150.00 OHM 1/4W 1% RES 110.00 OHM 1/4W 1% RES 110.00 OHM 1/4W 1% RES 100.00 OHM 1/4W 1% RES 110.00 OHM 1/4W 1% RES 100.00 OHM 25% VOMPRES 20.00 OHM 1/4W 1% RES 100.00 OHM 257 SQ 10% CERMET RES 110.00 OHM 1/2W 5% RES 2.00 OHM 25W SW R WND RES 2.00 OHM 25W SW R WND RES 3.00 OHM 25W SW R WND RES 5.00 OHM 25W SW R WND RES 5.00 OHM 1/4W 1% RES 10.00 OHM 1/4W 1% RES 31.50K OHM 1/4W 1% RES 31.50K OHM 1/4W 1% RES 31.50K OHM 1/4W 1% RES 31.50K OHM 1/4W 1% RES 31.00 OHM 1/4W 1% RES 31.50K OHM 1/4W 1% RES 31.00 OHM 1/4W 1% RES 32.00 OHM 1/4W	102-000440- 102-000441- 102-000443- 102-000444- 102-000445- 102-000445- 102-000450- 102-000451- 102-000451- 102-000455- 102-000455- 102-000458- 102-000459- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000460- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000470- 102-000480- 102-000490- 102-0	RES 750.00 OHM 1/ 10W+1-1% JUMPER INSULATED .625 VARTAC 20AMP O-280V 3100-5120 POT 100.00 OHM 2W 5% POT 100.00 OHM 2W 5% POT 100.00 OHM 5W 10% RES 97.24 OHM 25W 1% RES 19.22 OHM 25W 1% RES 19.22 OHM 25W 1% RES 10.00 OHM 25W 1% RES 10.00 OHM 2W 10% POT 500.00 OHM 2W 10% RES 38.30 OHM 1/ 4W 1% RES 11.00 OHM 1/ 4W 1% RES 11.00 OHM 1/ 4W 1% RES 11.00 OHM 1/ 4W 1% RES 110.00 OHM 1/ 4W 1% RES 310.00 OHM 1/ 4W 1% RES 619.00 OHM 1/ 4W 1% RES 931.00 OHM 1/ 4W 1% RES 931.00 OHM 1/ 4W 1% RES 9.11K OHM 1/ 4W 1% RES 13.00K OHM 1/ 4W 1% RES 15.00 OHM 5N 5% RES 20.00 OHM 5N 5% RES 1.00 OHM 2KN 5% RES 2.00 OHM 1/ 2W 5% RES 2.00 OHM 1/ 2W 5% RES 2.00 OHM 1/ 2W 5% RES 2.00 OHM 1/ 2W 5% RES 2.00 OHM 1/ 2W 5% RES 2.000 OHM 1/ 2W 5% RES 2.000 OHM 1/ 2W 5% RES 2.000 OHM 1/ 2W 5% RES 1.00K OHM 1/ 2W 5% RES 1.00K OHM 1/ 2W 5% RES 1.00K OHM 1/ 2W 5% RES 2.00C OHM 5N 5% RES 2.00C OHM 5N 5% RES 2.00C OHM 5N 5% RES 2.00C OHM 5N 5% RES 2.00C OHM 5N 5% RES 2.00C OHM 1/ 2W 5% RES 1.50K OHM 1/ 5% CARBON RES 1.50K OHM 1/ 5% CARBON RES 1.50K OHM 1/ 5% CARBON RES 1.50K OHM 1/ 5% 5% RES 2.00C OHM 5N 5% RES 2.00C OHM 1/ 2W 5% RES 2.00C OHM 1/ 2W 5% RES 3.00 OHM 1/ 2W 5% RES


PART NUMBER	REV DESCRIPTION	PART NUMBER REV	DESC RIPTION
	OC CAP .01MF +80-20% 50V CER OCAP 6.8000MF +10-10% 35V TANT OCAP .2200MF +10-10% 20V TANT OCAP .2200MF +10-10% 20V TANT OCAP .470.0000PF +5-5% 500V MICA OCAP .820.0000PF +5-5% 500V MICA OCAP .220.0000PF +5-5% 50V TANT OCAP .600.0000MF OCAP .2200MF OCAP .2200MF OCAP .2200MF OCAP .2200MF OCAP .2200MF OCAP .2200MF OCAP .5000MF OCAP	PART NUMBER REV 103-000084- 00 103-000085- 00 103-000085- 00 103-000087- 00 103-000089- 00 103-000091- 00 103-000091- 00 103-000094- 00 103-000095- 00 103-000096- 00 103-000096- 00 103-000096- 00 103-000100- 00 103-000101- 00 103-000101- 00 103-000101- 00 103-000101- 00 103-000101- 00 103-000101- 00 103-000101- 00 103-000110- 00 103-000110- 00 103-000110- 00 103-000110- 00 103-000110- 00 103-000110- 00 103-000111- 00 103-000112- 00 103-000112- 00 103-000112- 00 103-000112- 00 103-000112- 00 103-000112- 00 103-000112- 00 103-000112- 00 103-000112- 00 103-000112- 00 103-000120- 00	CAP 22.000MF 10V TAG CAP 22.000MF 10V MYLAR CAP .1000MF 50V CAP 3600.0000MF 50V CAP 3600.0000MF 50V CAP 8000.0000MF 50V CAP 8000.0000MF 75-10% 10V CAP 98000.0000MF 75-10% 20V CAP 8000.0000MF 75-10% 20V CAP 8000.0000MF 75-10% 20V CAP NOT ASSIGNED CAP .000MF 1-10-10% 400V MYLAR CAP 12000.0000MF 75-10% 20V SANG CAP 12000.0000MF 75-10% 20V SANG CAP 12000.0000MF 75-10% 40V SANG CAP 12000.0000MF 75-10% 20V SANG CAP 12000.0000MF 75-10% 20V SANG CAP 12000.0000MF 75-10% 20V SANG CAP 10.0000PF +5-5% 500V MICA CAP 10.0000PF +5-5% 500V MICA CAP 10.0000PF +5-5% 500V MICA CAP 13000.0000MF CAP 13000.0000MF CAP 13000.0000MF CAP 13000.0000MF CAP 13000.0000MF CAP 13000.0000MF CAP 13000.0000MF CAP 13000.000MF CAP 13000MF CA
P			

PART NUMBER	REV	DESCRIPTION	PA NUM	RT BER	REV	DESCRIPTION
103-000172- 103-000173- 103-000174- 103-000175- 103-000175- 103-000175- 103-000175- 103-000178- 103-000180- 103-000181- 103-000181- 103-000184- 103-000185- 103-000185- 103-000185- 103-000185- 103-000185- 103-000185- 103-000185- 103-000190- 103-000191- 103-000191- 103-000191- 103-000191- 103-000193- 103-000194- 103-000195- 103-000195- 103-000195- 103-000201- 103-000215- 103-000215- 103-000218- 103-00	88888888888888888888888888888888888888	CAP 750.0000PF +5-5% 500V MICA CAP 910.0000PF +5-5% 500V MICA CAP 1100.0000PF +5-5% 500V MICA CAP 1300.0000PF +5-5% 500V MICA CAP 1300.0000PF +5-5% 500V MICA CAP 1300.0000PF +5-5% 500V MICA CAP 1800.0000PF +5-5% 500V MICA CAP 2200.0000PF +5-5% 500V MICA CAP 2700.0000PF +5-5% 500V MICA CAP 2700.0000PF +5-5% 500V MICA CAP 3000.0000PF +5-5% 500V MICA CAP 6200.0000PF +5-5% 500V MICA CAP 500.0000PF +5-5% 500V MICA CAP 500.0000PF +5-5% 500V MICA CAP 500.0000PF +5-5% 500V MICA CAP 300.0000PF +5-5% 100V MICA CAP 6800.0000PF +5-5% 100V MICA CAP 6800.0000PF +5-5% 100V MICA CAP 6800.0000PF +5-5% 100V MICA CAP 600.12MF +10-10% 100V MYLAR CAP .0012MF +10-10% 100V MYLAR CAP .0002MF +10-10% 100V MYLAR CAP .0012MF +10-10% 100V MYLAR CAP .0005MF +10-10% 100V MYLAR CAP .0005MF +10-10% 100V MYLAR CAP .005MF +10-10% 100V MYLAR CAP .000MF +10-10% 100V MYLAR CAP .300MF -300V -300V -300V MICA C	103-00 103-00	0250- 0260- 0262- 0263- 0265- 0265- 0265- 0265- 0265- 0271- 0277- 0277- 0277- 0277- 0277- 0278- 0281- 0288- 0288- 0289- 0291- 0291- 0303-	888888888888888888888888888888888888888	CAP 2509000MF 16V TC-WA257 CAP 1600.000MF 68 660V CAP 100.000MF 10074-16 CAP 4.0000MF -07-16 CAP 4.0000MF +20-20% 50V CER CAP 1.0000MF +20-100% 50V CE, RDL CAP 27.0000PF +5-5% 50V CER CAP 180.0000PF +5-5% 50V CER CAP 280.0000PF +5-5% 50V CER CAP 360.0000PF +5-5% 50V CER CAP 360.0000PF +5-5% 50V CER CAP 2820.0000PF +10-10% 50V CER CAP 180.0000PF +10-10% 50V CER CAP 2820.0000PF +10-10% 50V CER CAP 180.0000PF +10-10% 50V CER CAP 2820.0000PF +10-10% 50V CER CAP 100.0000PF +10-10% 50V CER CAP 1000MF +10-10% 50V CER CAP 1010MF +10-10% 50V CER CAP .010MF +10-10% 50V CER CAP .010MF +10-10% 50V CER CAP .020MF +00-10% 50V CER CAP .020MF -00+100% 50V CER CAP 150.0000PF +5-5% 50V CER CAP 150.0000MF 15VDCW CAP 1800.0000MF 75VDCW CAP 1800.0000MF 75VDCW CAP 1800.0000MF 75VDCW CAP 100.0000MF -20-20% 25V ELEC CAP LINE FILTER EMI PWR 10R6 10A CAP .0050MF +20-20% 50V CE/AXL CAP 2400.0000MF +20-20% 25V CE/AXL CAP 2400.0000MF +20-20% 25V CE/AXL CAP 2400.0000MF +20-20% 100V CER CAP 150.0000MF -00+100% 50V CE/AXL CAP 2400.0000MF 10% 50V CE/AXL CAP 2400.0000MF +20-20% 50V CER CAP 100.0000MF +5-5% 50V CER CAP 150.0000PF +5-5% 50V CER CAP 150.000PF +5-5% 50V CER CAP 20.000PF +5-5% 50V CER CAP 150.000PF +5-5% 50V CER CAP 150.000PF +5-5% 50V CER CAP 20.000PF +5-5% 50V


		in part, or used in whole or in part as the basis for manufactu	ure or sale of items,	widiout wi	itten permission.
PART NUMBER	REV	DESCRIPTION	PART NUMBER	REV	DESCRIPTION
104-00001- 104-00002- 104-00003- 104-00005- 104-00006- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00001- 104-00002- 104-00002- 104-00002- 104-00002- 104-00003- 104-00003- 104-00003- 104-00003- 104-00003- 104-00003- 104-00003- 104-00003- 104-00003- 104-00004- 104-00004- 104-00004- 104-00004- 104-00004- 104-00005- 104-00006- 104-00007- 104-00007- 104-00008- 104-0008- 1	88 88 88 88 88 88 88 88 88 88 88 88 88	XFMR BALON NOVA XFMR 3:1 XFMR 1:1 XFMR 1:1 XFMR F-109U XFMR F-109U XFMR F-109U XFMR F-109U XFMR CHOKE CLOCK S/N XFMR XFMR XFMR XFMR XFMR XFMR XFMR XFMR	104-000092- 104-000093- 104-000095- 104-000097- 104-000101- 104-000103- 104-000103- 104-000103- 104-000103- 104-000103- 104-000103- 104-000113- 104-000113- 104-000113- 104-000113- 104-000113- 104-000113- 104-000123- 104-000123- 104-000123- 104-000123- 104-000123- 104-000123- 104-000123- 104-000123- 104-000123- 104-000123- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133- 104-000133-	888888888888888888888888888888888888888	

PART NUMBER RE	ΞV	DESC RIPTION	PART NUMBER	REV	DESCRIPTION
110-00044- 110-00044- 110-000045- 110-000045- 110-000045- 110-000050- 110-000051- 110-000052- 110-000053- 110-000055- 110-000056- 110-000056- 110-000060- 110-000061- 110-000061- 110-000063- 110-000063- 110-000064- 110-000065- 110-000068- 110-000068- 110-000068- 110-000070- 110-000071- 110-000107- 110-000107- 110-000107- 110-000108- 110-000108- 110-000108- 110-000108- 110-000108- 110-000108- 110-000108- 110-000108- 110-000108- 110-000108- 110-000108- 110-000108- 110-000118- 110-000118- 110-000118- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012- 110-00012-	001 001 001 001 001 001 000 000 000 000	RELAY POTTER BRUMFIELD 6/AC PMT 17A RELAY 4897-990 RELICTANCE PICK-UP 6815013 SWITCH THUMBWHEEL #189220 1 POLE DEC. SWITCH 71038Y PWGEAV-2-X RELAY 50HZ 230V SWITCH 435166-1 SWITCH DIP 8 POS AMP 435166-5 SWITCH DIP 8 POS AMP 435166-3 SWITCH DIP 8 POS AMP 435166-3 SWITCH DIP 4 POS AMP 435166-3 SWITCH DIP 5 POS AMP 435166-3 SWITCH DIP 5 POS AMP 435166-3 RELAY DRY REED W103MPCX-4 RELAY DRY REED W103MPCX-4 RELAY MERC WETTED W131MPCX-4 RELAY MERC WETTED W131MPCX-4 RELAY MERC WETTED W131MPCX-4 SWITCH DP3 P ROCKER SOLENOID LEDEX #124911-030 SWITCH SPST CUTLER HAMMER 7561K74 RELAY MO7DIP-1 SWITCH 8-POS AMP 435166-5 SWITCH SPST CUTLER HAMMER 7561K74 RELAY MINI TOGGLE MOMENTARY SWITCH MINI TOGGLE MAINTAINING SWITCH SELECTOR (POWER) SWITCH TOGGLE, MOMENTARY SWITCH MINI TOGGLE MAINTAIN SWITCH MINI TOGGLE MAINTAIN SWITCH SELECTOR (POWER) SWITCH TOGGLE, MOMENTARY SWITCH TOGGLE, MOMENTARY SWITCH TOGGLE, MOMENTARY SWITCH TOGGLE, MOMENTARY SWITCH OAK 390 DP TWO POS SWITCH OAK 390 DP TWO POS SWITCH OAK 390 DP TWO POS SWITCH LOW TORQUE 1-NO, CHERRY #E51-51T SWITCH OAK 390 DP TWO POS SWITCH LOW TORQUE 1-NO, CHERRY #E51-51T SWITCH OF 2-CHAN, HEI #05562A-060LW RELSS 20" FAIRCHILD #PSF100A-10C SW PRESS 20" FAIRCHILD #SF100A-10C SW TRES 20" FAIRCHILD #SF100A-10C SW TRES 20" FAIRCHILD #SF100A-10C SW TRES 20" FAIRCHILD #SF100A-10C SWITCH FLEX LEAF W/RLR, MICRO #11SM2-T SWITCH OOK 390 DP TWO POS SWITCH FOR 101 A 525492001 SWITCH FOR 101 A 525492001 SWITCH FOR 101 A 525492001 SWITCH FOR 101 A 525492001 SWITCH FOR 101 A 525492001 SWITCH FOR 101 A 525492001 SWITCH FOR 101 A 525492001 SWITCH FOR 101 A 525492001 SWITCH FOR 101 A 525492001 SWITCH BELECT 101 A 525492001 SWITCH BENDIA TO TSS 100012 SWITCH & INDICATOR POWER 100104-002 SWITCH & INDICATOR POWER 100104-002 SWITCH & INDICATOR POWER 100104-002 SWITCH & INDICATOR POWER 100104-001 SWITCH & INDICATOR POWER 100104-001 SWITCH & INDICATOR POWER 100104-001 SWITCH BESET 1000030-001 SWITCH BESET 1000030-001 SWITCH BESET 1000030-001 SWITCH PAPER 0UT 19FER 212634-001 SWITCH PAPER 0UT 19FER 212639	110-000127- 110-000127- 110-000129- 110-000130- 110-000131- 110-000133- 110-000134- 110-000137- 110-000138- 110-000140- 110-000141- 110-000145- 110-000145- 110-000145- 110-000150- 110-000151- 110-000150- 110-000170- 110-000170- 110-000170- 110-000170- 110-000170- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000180- 110-000190- 110-000190- 110-000190- 110-000191- 110-000191- 110-000191- 110-000191- 110-000191-		SWITCH ROCKER 2440 800931—001 SWITCH LIMIT SW ASSY 2230 235595—001 SWITCH LIMIT SW ASSY 2230 235595—001 SWITCH TOGGLE 2230 800502—003 SWITCH TOGGLE 2230 800502—003 SWITCH MINI TOGGLE SWITCH SNAP—ACTION 100252—001 SWITCH SUMP PUMP F59A—2 SWITCH PUSH TYPE 416004903 SWITCH REWIND 150006701 SWITCH ARROW—HART DPST #82607 SWITCH HOUSING SWITCH AUTO SHUT 120—865 SWITCH DUOR INTERLOCK 120—865 SWITCH PUSHBUTTON 120—965 RELAY DOST. R40—E2—W2—V200 RELAY DOCKET W FNRN R40—S410 R40—P33 SWITCH HOPPER ACTUATOR 20111301 SWITCH HOPPER EMPTY ASSY 20137601 SWITCH HOPPER EMPTY ASSY 20137601 SWITCH TACTILE (STOP START) SWITCH SUIDE SPOT 01017—004 SWITCH SLIDE SPOT 01017—004 SWITCH SLIDE SPOT 01017—004 SWITCH SLIDE 2 POL 2 POS 01017—005 SWITCH THUMBWHEEL EECO 8012G RELAY BED 50VA CONTACTS 6VDC COIL SWITCH MRITE EMBLE ASSY 200378 SWITCH MRITE EMBLE ASSY 200378 SWITCH MRITE EMBLE ASSY 200378 SWITCH MRITE EMBLE ASSY 200378 SWITCH BSIC V31—1420D8 CTG DISK SWITCH MRITE EMBLE ASSY 200378 SWITCH DOWN MORE 120—976 SWITCH DOWN MORE 120—976 SWITCH JDT PUSH ON—OFF MSP1050 SWITCH JDT SWITCH 5250V AFPAX SWITCH DOWN MORE 120—976 SWITCH JDT SWITCH 520 SWITCH 520 SWITCH JDT SWITCH 1405 SWITCH JDT SWITCH 520 SWITCH 520 SWITCH 15120 SWITCH JDT SWITCH 500 SWITCH 5


Pin Configuration Top View



Block Diagram



Timing Diagram



A/D Converter

Pin Designations

Pin No.		Pin No.	
1	Gain Adj.	72	Bit 1 (MSB)
2	Sig. In Buffer	71	Bit 2
3	Sig. Grd	70	Bit 1 (MSB)
4	Sig. Out Buffer	69	No pin
5	Bipolar (20V)	6 8	No pin
6	Unipolar (10V)	67	Bit 3
7	No pin	66	No pin
8	No pin	65	Bit 4
9	No pin	64	No pin
10	No pin	63	Bit 5
11	No pin	62	No pin
12	No pin	61	Bit 6
13	No pin	60	No pin
14	No pin	59	No pin
15	No pin	58	Bit 7
16	No pin	57	No pin
17	No pin	56	Bit 8
18	No pin	55	No pin
19	Bipolar Offset	54	Bit 9
20	Comp. In	5 3	No pin
21	No pin	52	Bit 10 (LSB)
22	Ref. Out	51	No pin
23	Sig. Grd	50	No pin connection
24	No pin	49	No pin
25	-15 V	48	No pin connection
26	No pin	47	No pin
27	+15V	46	No pin
28	No pin	45	No pin
29	$+5\mathbf{V}$	44	No pin
30	Digital Grd	43	STATUS
31	No pin	42	No pin
32	Comp. Out	41	No pin
33	Status	40	No pin
34	Conv. Comm.	39	No pin
35	Clock In	38	No pin
36	Clock Out	37	Clock Inhibit

The 116000007 circuit module is a 10-bit binary analog-to-digital converter capable of -1/2LSB.

	fore of in part, or used in whole or in part as the basis for manufactu	are or sale or items, without written permission.	111000171
PART NUMBER RE	EV DESCRIPTION	PART NUMBER REV DESCRIPTION	
	DEVICE CONN CARD READER CONN 9 CONTACT PLUG DEC 9P WITH PINS CONN 9 CONT SKT DEC 9S SZ 20 WITH PINS CONN 25 CONT SKT DBC 9S SZ 20 WITH PINS CONN 25 CONT SKT DBC 5DS SZ 20 WITH PINS CONN 50 CONT SKT DBC 5DS SZ 20 WITH PINS CONN 50 CONT SKT DBC 5DS SZ 20 WITH PINS CONN 50 CONT SKT DBC 5DS SZ 20 WITH PINS CONN 19 CONT SKT DBC 5DS SZ 20 WITH PINS CONN 19 CONT SKT ZDE19P WITH PINS CONN 19 CONT SKT ZDE19S WITH PINS CONN 52 CONT PLUG ZDB52P WITH PINS CONN 52 CONT SKT ZDB55S WITH PINS CONN 100 CONT SKT ZDB55S WITH PINS CONN 100 CONT SKT ZDB56S WITH PINS CONN 100 CONT SKT ZDB56S WITH PINS CONN 100 CONT SKT ZDB56S WITH PINS CONN 20-18 CONTACT PIN 030-1954 CONN 20-18 CONTACT PIN 030-1954 CONN 20-18 CONTACT PIN 030-1954 CONN 20-18 CONTACT PIN 030-1953 CONN 20 CONTACT SCKET 030-1953 CONN 22 CONTACT SCKET 030-1953 CONN 22 CONTACT SCKET 030-9542 CONN 22 CONTACT SCKET 030-9542 CONN JUNCTION SHELL DE 24657 CONN JUNCTION SHELL DE 24657 CONN JUNCTION SHELL DE 24657 CONN JUNCTION SHELL DE 24657 CONN SCREW LOCK MALE 20419-16 CONN SCREW LOCK MALE 20419-16 CONN SCREW LOCK MALE 20419-16 CONN SCREW LOCK MALE 20419-16 CONN SCREW LOCK MALE 20419-16 CONN SCREW LOCK MALE 20419-16 CONN SCREW LOCK MALE 20419-16 CONN SCREW LOCK MALE 20419-17 CONN CONTACT COMP LD 4-330808-9 CONN JUNCTION SHELL DE 24657 CONN JUNCTION SHELL DE 24657 CONN JUNCTION SHELL DE 24659 CONN SCREW LOCK MALE 20419-21 CONN CONTACT COMP LD 4-430808-9 CONN SCREW LOCK MALE 20419-21 CONN	NUMBER REV DESCRIPTION 111-000086- 00 CONN AMPHENOL RT ANGLE PIN 12 111-000087- 00 CONN COMPONENT LEAD SOCKET 3 111-000088- 00 CONN EPO GROUND TAB 5271288 111-000089- 00 CONN TAPE LU9 BA14-8M 111-000091- 00 CONN TAPE LU9 BA16-8M 111-000092- 01 CONN PWR RECEPT. MS3102 A24-2 111-000093- 00 CONN BLOCK SKT 75 CONT AMP 20 111-000094- 00 CONN BLOCK SKT 75 CONT AMP 20 111-000095- 00 CONN BLOCK 29 POSN AMP 202477- 111-000096- 00 CONN CONT SKT 18-16AWG AMP 66 111-000096- 00 CONN CONT SKT 10-8AWG AMP 662 111-000098- 01 PIN LOCATING KEY 583532-1 111-000109- 00 CONN SKT RG/U CA AMP 329013 111-000109- 00 CONN SKT RG/U CA AMP 329013 111-000109- 00 CONN SKT RG/U CA AMP 329013 111-000100- 00 CONN SKT RG/U CA AMP 329013 111-000100- 00 CONN SKT RG/U CA AMP 329013 111-000103- 00 CONN SKT RG/U CA AMP 329013 111-000105- 00 CONN SKT RG/U CA AMP 329013 111-000105- 00 CONN SKT RG/U CA AMP 329013 111-000105- 00 CONN SKT RG/U CA AMP 329013 111-000106- 00 CONN PLUG RECP P&S TURNLOCK 111-000106- 00 CONN RECTANGULAR MRAC 42SJ 111-000107- 00 CONN PIN CONTACT	80635-1 5 1 1311-1 -4 101311-1 -57-2 16 1-86148-1 -40 6-P-1 51-R -2-35109-1 -1 583616 -1-583717-9 -583717-1 243332-1 51 32 33 LEX 1380 -2 1050 EX 1381 2-32442-1 2-31886-2 5V r 5''SP 2-320440-1 V 0CTRS IV 0CTRS IV 0CTRS IV 0CTRS IV

PART NUMBER REV	DESCRIPTION	PART NUMBER	REV	DESCRIPTION
111-000172- 00 111-000173- 00 111-000174- 00 111-000175- 00 111-000175- 00 111-000176- 00 111-000178- 00 111-000180- 00 111-000183- 00 111-000185- 00 111-000188- 00 111-000188- 00 111-000188- 00 111-000188- 00 111-000191- 00 111-000191- 00 111-000191- 00 111-000192- 00 111-000193- 00 111-000193- 00 111-000195- 00 111-000195- 00 111-000196- 00 111-000196- 00 111-000197- 00 111-000197- 00 111-000198- 00 111-000197- 00 111-	CONN 40 PIN W/STRAIN RELIEF #3417-3000 CONN 40 PIN PCB HEADER #3432-1002 CONN POLARIZING KEY CONN VIKING 3VH35/1CND-12 TERM R TNG #4 STUD 22-16 AMP 31878 TERM R TNG #10 STUD 6 AWG AMP 52265-2 TERM RCPT 250 14-10 AWG 41450 CONN HSG 250 TERM RCPT AMP 1-480416-0 TERM RCPT 187 22-18 AWG AMP 60972-2 TERM RCPT 110 22-18 AWG AMP 61048-2 TERM TAB 187 130 STUD ANLR AMP 61761-2 TERM TAB 110 136 STUD STR AMP 60858-1 TERM POST 025SQ .165 AMP 87022-9 SPLICE COAX TO AWG AMP #330592 CONN BRASS RIVET TIN PLATED CONN PNL RCPT TYPE UHF AMPHENOL 83-1R TERM RCPT 28-22 AWG BERG 47712 CONN 3VH50/1JV5 VIKING	111-000274- 111-000275- 111-000275- 111-000276- 111-000280- 111-000280- 111-000281- 111-000283- 111-000284- 111-000285- 111-000285- 111-000285- 111-000285- 111-000296- 111-000291- 111-000291- 111-000291- 111-000291- 111-000291- 111-000291- 111-000291- 111-000291- 111-000291- 111-000291- 111-000291- 111-000291- 111-000295- 111-000295- 111-000295- 111-000305- 111-000305- 111-000305- 111-000305- 111-000308- 111-000308- 111-000308- 111-000308- 111-000308- 111-000309- 111-000308- 111-000309- 111-000308- 111-000309- 111-000308-	388888888888888888888888888888888888888	CONN MR 15 PIN HDR (TIN) AMP #9-350267-1 CONN MR 15 SKT HSG AMP #1-35024409 CONN MR 15 SKT HSG AMP #1-35024409 CONN PIN .02580, WW .600LC #75401-015 CONN CANNON 198 SK-619-21C-1/2 CONN PC QUICK-CONNECT .187 TAB FEMALE TERM R TNG #6 STUD 18-22 AMP 2-34168-1 CONN RIVET CONN FEMALE MOLEX 1189T PIN CONN FEMALE MOLEX 1189T PIN CONN MALE MOLEX 120T PIN CONN WALE MOLEX 120T PIN CONN FEMALE PIN MOLEX 1381T CONN USM POP RIVET #ADA4H TERM POST .0255Q UMINSUL. AMP #87022-4 TERM AMP 250 FASTON ADT 61765-2 CONN KEY, POLARIZING FOR AMPMODU TYPE CONN CONTRACT, LOCK CLIP025 POST CONN HOUSING, LOCK CLIP, 2 ROW 6 POS CONN HOUSING, LOCK CLIP, 2 ROW 20 PCS CONN PLDG 20A 250V HUBBELL 2421 CONN RCPT 2-PIN MOLEX #03-:9-1021 CONN RCPT 2-PIN MOLEX #03-:9-1021 CONN MATE-N-LOCK 8 PIN HDR, #350212-1 CONN MATE-N-LOCK 8 PIN HDR, #350212-1 CONN MATE-N-LOCK 8 PIN AMP #1-480283-0 CONN PLO 14 TIN PIN AMP #6019-1 CONN POST INSUL POD AMP #1-480306-1 CONN POST INSUL POD AMP #1-480306-1 CONN POST INSUL POD AMP #1-480306-1 CONN MORHESTER HM 5002-1111-2B TERM MALE-MOLEX 1854-02-06-2132 TERM MAL

111000340	whole or	in part, or used in whole or in part as the basis for manufactu
PART NUMBER	REV	DESCRIPTION
111-000346- 111-000347- 111-000349- 111-000349- 111-000351- 111-000351- 111-000353- 111-000353- 111-000356- 111-000361- 111-000362- 111-000362- 111-000363- 111-000363- 111-000363- 111-000367- 111-000367- 111-000367- 111-000367- 111-000370- 111-000371- 111-000371- 111-000371- 111-000371- 111-000371- 111-000371- 111-000371- 111-000371- 111-000371- 111-000371- 111-000371- 111-000371- 111-000381- 111-00041-	888888888888888888888888888888888888888	CONN TWIST LOCK INLET HUBBELL 2315 CONN 1 POLE MTG PLATE ITE PP9508 CONN 2 POLE MTG PLATE ITE PP9508 CONN 2 POLE MTG PLATE ITE FP9505 CONN 3 POLE MTG PLATE ITE FP9505 CONN 3 POLE MTG PLATE ITE FP9505 CONN SEAL—TITE CVR HUBBELL 6031 CONN SEAL—TITE CVR HUBBELL 6032 CONN SEAL—TITE CVR HUBBELL 6032 CONN SEAL—TITE CVR HUBBELL 6032 CONN SEAL—TITE CVR HUBBELL 6032 CONN CAP TWIST LOCK 30A 125/250V 2711 CONN CAP TWIST LOCK 30A 125/250V 2711 CONN RCPT SGL 20A 125V 5361 CONN PLZ SKT 203964-2 CONN PLZ PIN 200833-4 CONN JACKSCREW FIXED FEM 200875-1 CONN PLZ PIN 200833-4 CONN JACKSCREW FIXED MALE 200874-2 CONN PLZ PIN 201047-4 CONN JACKSCREW FIXED MALE 200874-2 CONN SKT PIN PCB 85861-4 AMP CONN INLET 3 WIRE 30A 250V 2623 CONN SKT PIN PCB 85861-4 AMP CONN FASTON 3 CONN FASTON 45DEG MALE 42822-2 CONN 25/50 PIN CD EDGE 3415-25 CONN 34 PIN W/W POST 3424 CONN 75/50 PIN CD EDGE 3415-25 CONN 27/50 PIN CD EDGE 3415-25 CONN 27/50 PIN CD EDGE 3415-25 CONN 27/50 PIN CD EDGE 125" CTRS TERM PRE INSULATED #8AWG 25263-1 AMP TERM BARRIER STRIP 2 PIN 99999-026 TERM BARRIER STRIP 6 PIN 99999-026 TERM BARRIER STRIP 6 PIN 99999-026 TERM BARRIER STRIP 6 PIN 99999-026 CONN PLUG 502-66-C CAB ASSY CONN PLUG 52-66-C CAB ASSY CONN PLUG 502-66-C CAB ASSY CONN PLUG 502-66-C CAB ASSY CONN PLUG 502-66-C CAB ASSY CONN BOLOK SECTION HD PH CRED CONN DIVIS BAR 6 1/2" 98438 1100 SERIES CONN BOLOK SECTION HD PH CRED CONN BOLOK SECTION HD PH CRED CONN BOLOK SECTION HD PH CRED CONN BOLOK SECTION HD PH CRED CONN BOLOK SECTION HD PH CRED CONN BOLOK SECTION HD PH CRED CONN BOLOK SECTION HD PH CRED CONN BOLOK SECTION HD PH CRED EDGE CPH7000 CONN BUS BAR 6 1/2" 98438 1100 SERIES CONN HEAGEDT BRN PHEN DPLX 15A 125V PLUG 50A 3P 3 WIRE 3761 PLUG 50A 3P 3 WIRE 3761 PLUG 50A 3P 3 WIRE 3761 PLUG 50A 3P 3 WIRE 3761 PLUG 50A 3P 3 WIRE 3761 PLUG 50A 3P 3 WIRE 3761 PLUG 50A 3P 3 WIRE 3761 PLUG 50A 3P 4 WIRE 3764 CONN PLUG CORR-RESIST 30A 125V 26CM13 CONN BODY 50A 3P 3 WIRE 3760 CONN BODY 50A 3P 4 WIRE 3754 CONN BOLOK CONN PLUG CONN PLUG CONN PLUG CONN PLUG CONN PLUG CONN PLUG

PART NUMBER	REV	DESCRIPTION
111-000430- 111-000431-	00	CONN FLAG SLIP-ONS 10-12AWG S09415 CONN COMP LEAD SKT 380598-2
111-000432- 111-000433-	01	CONN DIABLO M44 I/O CONN CONN 3VH22/1JN3
111-000434- 111-000435- 111-000436-	00	CONN IC TST SKT TERM INSUL 4099-1 05-19 TEFLON CONN PLUG 15A 25OV PVC 5666
111-000437- 111-000438-	00	CONN SOCKET CONTRACT WIN MRAC 50SJTDH CONN GOLD PIN-FEMALE MOLEX
111-000439- 111-000440- 111-000441-	00 00 00	CONN GOLD PIN-MALE (PC TAIL) MOLEX TERM SPADE LUG .196 (@10ADW) 626 TERM SPADE LUG .257 (1/4") 571
111-000442- 111-000443-	00	CONN RECPT ELECT 250V 15A DPLX 5662 CONN RECEP MOLEX 9 PIN 0309-1093
111-000444- 111-000445- 111-000446-	00 00	CONN RECPT. 9 PIN MOLEX 03-09-1094 CONN RCPT AC AMP1-480700-0 CD83435302 CONN PINS AC AMP 350550-1 CD83435510
111-000445- 111-000447- 111-000448-	w	CONN PINS AC AND 33030-1 CD83433310 CONN 14 PIN DIABLO 10524-11 CONN PIN-MALE DIABLO 10525-10
111-000449- 111-000450-	00	CONN ELCO 20 DUAL POS CARD EDGE CONN CONN PLUG STR BL 50A 125/ 250V 9451
111-000451-		TERM SOCKET #66108-3

ı	PART NUMBER	REV	DESCRIPTION	PART NUMBER	REV	DESCRIPTION
	113-00001- 113-00002- 113-00007- 113-00007- 113-000013- 113-000013- 113-000013- 113-000015- 113-000015- 113-000015- 113-000015- 113-000015- 113-000015- 113-000015- 113-000015- 113-000021- 113-000021- 113-000021- 113-000025- 113-000025- 113-000025- 113-000035- 113-000035- 113-000035- 113-000035- 113-000046- 113-000045- 113-000045- 113-000045- 113-000045- 113-000045- 113-000045- 113-000045- 113-000055-	8888	CB 10A 65V MAX AIRPAX APG1-1 FUSE 10A 250V LITTLEFUSE 3AB#314010 FB 2-POLE, 3AG MTG, LITTLEFUSE #357002 FUSE 3/ 4A 250V LITTLEFUSE 8AG#361.750 FUSE 2A 125V LITTLEFUSE 8AG#361003 FUSE 2A 125V LITTLEFUSE 8AG#313003 FUSE 2A 125V LITTLEFUSE 3AG#313003 FUSE 2A 125V LITTLEFUSE 3AG#313003 FUSE 1A 125V LITTLEFUSE 3AG#313003 FUSE 1A 250V BUSS MDL FUSETRON FUSE 1A 250V BUSS AGX FAST AGTING FUSE 1A 250V BUSS AGX FAST AGTING FUSE 1A 250V BUSS AGX FAST AGTING FUSE 1A 250V BUSS AGX FAST AGTING FUSE 1A 250V BUSS AGX FAST AGTING FUSE 1A 32V LITTLEFUSE 3AG#312004 CB 15A 50V 1-POLE TI#51MC2-29-15 FUSE 3DA 32V LITTLEFUSE 3AB#314015 FUSE 3DA 250V LITTLEFUSE 3AB#314015 FUSE 3DA 250V LITTLEFUSE 3AB#314015 FUSE 3DA 250V LITTLEFUSE 1AG#301005 FUSE 1DA 32V LITTLEFUSE 1AG#301005 FUSE 1DA 32V LITTLEFUSE 1AG#301005 FUSE 1DA 32V LITTLEFUSE 3AB#314030 FUSE 1DA 32V LITTLEFUSE 3AB#314030 FUSE 1DA 32V LITTLEFUSE 3AB#314030 FUSE 1DA 32V LITTLEFUSE 3AB#314030 FUSE 1DA 32V BUSS AGX GLASS TUBE FUSE 3A 32V BUSS AGX GLASS TUBE FUSE 3A 32V BUSS AGX GLASS TUBE FUSE 1A 32V BUSS AGA GLASS TUBE FUSE 1A 32V BUSS AGA GLASS TUBE FUSE 3A 32V LITTLEFUSE 3AG#312002 PICOFUSE AX LD,1 1/2A 125V,1F#25501.5 FUSE 3A 32V LITTLEFUSE 3AG#31006 FUSE 1A 125V LITTLEFUSE 3AG#311006 FUSE 1A 125V LITTLEFUSE 3AG#311001 FUSE 1A 125V LITTLEFUSE 3AG#311001 FUSE 1A 125V LORD AGA GLASS TUBE FUSE 1A 125V LITTLEFUSE 3AG#311001 FUSE 1A 125V AGA GOOGO	113-00091- 113-00092- 113-00094- 113-00095- 113-00096- 113-00099- 113-00010- 113-00110-	80 80 80 80 80 80 80 80 80 80 80 80 80 8	FUSE 8A SLO BLO BUSS 7DA8 FUSE PICO 2A 125V 275002 FUSE PICO 4A 125V 275004 CB 3P 20A, 15A, 15A, 209-3-3684-1 CB 4P 15A, .15A, 20A, 20A, 20A-2-3683-U CB 4P 20A, .20A, 15A, 15A, 209-4-3684-1 CB 6P 15A, .15A, 15A, 15A, 20A, 20A, 20A CB 5P 20A, 20A, 20A, 15A, 15A 209-5-3686-1 CB SW ITCH 230V 50HZ CB SW ITCH 115V 60HZ FUSE 3A8 314003
3						


	114000001	whole or in part, or used in whole or in part as the basis for manufac	ture or sale of items, without written permission.	114000043
	PART NUMBER	REV DESCRIPTION		
	114-00001- 114-00002- 114-00003- 114-00004- 114-00006- 114-00006- 114-00008- 114-00009- 114-00010- 114-00011-	HUDSON 28V BULBS 2187D		
	k syr i San i jirang			
	i			
	ľ			
	:	·		
	; ;			
)]			
3	÷			

PART NUMBER REV	DESCRIPTION
115-000001- ·00 115-000002- ·00	FAN AXIAL-PAMOTOR 8500
115-000003- 115-000004- ·00	FAN AXIAL-ROTROMMUFFIWMK4 MOTOR DISC DRIVE BLOWER AMCO B-350-25 BS-350 2REQD BHA
115-000005- ·00 115-000006- ·03	FAN ROTRON SARGENT 115V 50/60 MOTOR DRIVE
115-000007- ·01 115-000008- ·00	MOTOR HEAD LOAD FAN, SKIPPER
115-00009- 00 115-000010- 01	MOTOR DRIVE SOHZ MOTOR DRIVE 60HZ DISC 6000
115-000011- 04 115-000012- 04	MOTOR CAPSTAN OUTLINE DWG MOTOR REEL OUTLINE DWG MOTOR HUMONIELE 2MIGG CHANGED
115-000013- 00 115-000014- 03 115-000015- 00	MOTOR UNMODIFIED 3M103 GRANGER MOTOR SHADED POLE TRIEM 1012 BLOWER ADPT BRKT
115-000016- ·00 115-000017- ·00	MOTOR FILTER (350 CFM) MOTOR SCREEN OUTLET (350 CFM)
115-000018- 00 115-000019- 00	MOTOR AIR DUCT (350 CFM) MOTOR ALUM GRILL
115-000020- 00 115-000021- 00	BLOWER (350 CFM) FAN SKIPPER ROTON #SK2A-1
115-000022- 00 115-000023- 00	FAN ADAPTER, AIR DUCT FAN 105 CFM HOWARD #3-90-8010-115V
115-000024- 02 115-000025- 01	BLOWER LAMB #115721-0 MOTOR 1/3 HP GE#5KCP19PG285T
115-000026- 00 115-000027- 00 115-000028- 01	BLOWER AUXILLARY BLOWER AUXILLARY 230V MOTOR HYSTERESIS SYNCH SPEC
115-00029- 00 115-00030- 00	FAN. VENTURI 115V.50/60HZ ROTRON CT3A2
115-000031- 01 115-000032- 00	GUARD, FINGER ROTRON 20132-2 BLOWER SPEC CABINET 115V 50/60HZ MOTOR MAIN 101/A 525836001
115-000033- 00 115-000034- 00	MOTOR DRIVE 101/ A 63002402-1 MOTOR 1.6A 60HZ UP ASR 33 182241
115-000035- 00 115-000036- 00	BLOWER WIND JAMMER MGOOL 00000541 FAN COOLING 117V 60HZ 20237301
115-000037- 00 115-000038- 00 115-000039- 00	MOTOR ASSY BLOWER M600L 00001093 MOTOR ASSY SP-8 M600L 00001101 MOTOR BRUSH DRIV CDS 114 91528-001 MOTOR DRUM 2310 800899-001
115-000039- 00 115-000040- 00 115-000041- 00	MOTOR DRUM 2310 800899-001 MOTOR RIBBON 2310 800264-001
115-000042- 00 115-000043- 00	FAN 2310 800131-001 MOTOR 115V 50/60HZ 150086001
115-000044- 00 115-000045- 00	MOTOR 230V 50/ 60HZ 150086002 MOTOR DRIVE 900RPM 115 V VACCT381-2
115-000046- 02 115-000047- 00	BLOWER SPEC CABINET 230V 50HZ MOTOR ASSY CC7073-6
115-000048- 00 115-000049- 00 115-000050- 00	MOTOR SPINDLE ASSY DIABLO 15536-02 MOTOR 50/60HZ 115V 327000001 MOTOR HD POS SYS 4 SURF DISK
115-000050- 00 115-000051- 00 115-000052- 00	MOTOR SYNCH SPECIAL 4 SURF DISK MOTOR RIBBON 2230 801148-001
115-000053- 00	MOTOR DRUM MOTOR 2230 800954-001
115-000055- 00 115-000056- 00	MOTOR PAPER FD MOTOR ASSY 235145-001 MOTOR BLOWER 2230 80117-001 MOTOR TTY ASR 33 181870
115-000057- 115-000058-	MOTOR DRIVE 60HZ MOTOR DRIVE 50HZ
115-000059- 00 115-000060- 00	MOTOR 60HZ BRPE-11 TTY 151795 MOTOR DRUM CDS 114 90074-001 MOTOR FAN ASSY 32810000
115-000061- 00 115-000062- 00 115-000063- 00	MOTOR DRIVE MOTOR ASSY 30136703 MOTOR PICK MOTOR ASSY 30136805
115-000064- 00 115-000065- 00	BLOWER COLLINS FAN ASSY 32810000 BLOWER AIR COND 115V 60HZ
115-000066- 00 115-000067- 00	BLOWER HEAT EXCHANGER 115V 50/60HZ MOTOR NOVADISC DRIVE 6004-1,-2 MOTOR NOVADISC DRIVE 6004
115-00068- 00 115-00069- 00	MOTOR NOVADISC DRIVE 6004 BLOWER HEAT EXCHANGER 230V 50/60HZ BLOWER AIR COND 230V 50/60HZ
115-000070- 00 115-000071- 00 115-000072- 00	BLOWER AIR COND 230V 507 60H2 BLOWER MOTOR 91185-001 MOTOR SPINDLE ASSY 97721-003 MOTOR BRUSH MOTOR 44 16023
115-000072- 00 115-000073- 00 115-000074- 00	MOTOR BRUSH MOTOR 44 16023 MOTOR SPINDLE ASSY 44 16117
115-000075- 00	MOTOR SPINDLE ASSY 44 16117 MOTOR BLOWER 2400 RPM 44 16099


NUMERICAL INDEX CIRCUIT MODULES

DGC Part Number	Functional Description	Page Number
116000001	12-Bit A/D Converter	XI -2
116000002	12-Bit D/A Converter	XI -3
116000003	Power Supply DC/DC	XI -4
116000004	Sample and Hold	XI -5
116000006	10-Bit D/A Converter	XI -6
116000007	10-Bit A/D Converter	XI -7


Pin Configuration Top View



Block Diagram



Timing Diagram




A/D Converter

Pin Designations


Pin		Pin	
No.		No.	
1	Gain Adj.	72	Bit 1 (MSB)
2	Analog In	71	Bit 2
3	Analog In Com	70	Bit 1 (MSB)
4	Buffer Out	69	No pin
5	Bipolar, R2	68	No pin
6	Unipolar, R1	67	Bit 3
7	No pin	66	No pin
8	No pin	65	Bit 4
9	No pin	64	No pin
10	No pin	63	Bit 5
11	No pin	62	No pin
12	No pin	61	Bit 6
13	No pin	60	No pin
14	No pin	59	No pin
15	No pin	58	Bit 7
16	No pin	5 7	No pin
17	No pin	56	Bit 8
18	No pin	55	No pin
19	Bipolar Offset	54	Bit 9
20	Comp In	53	No pin
21	No pin	52	Bit 10
22	Ref Out	51	No pin
23	Analog Com	50	Bit 11
24	No pin	49	No pin
25	-15V	48	Bit 12 (LSB)
26	No pin	47	No pin
27	+15V	46	No pin
28	No pin	45	No pin
29	+5 V	44	No pin
30	Digital Com	43	STATUS
31	No pin	42	No pin
32	Comp Out	41	No pin
33	Status	40	No pin
34	Conv Comm	39	No pin
35	Clock In	38	No pin
36	Clock Out	37	Clock Inhibit

The 116000001 circuit module is a 12-bit binary analog-to-digital converter.

Pin Configuration Top View



Block Diagram




D/A Converter

Pin Designations


Pin No.	
K	Key
1	- 15V
2	+15V
3	+5 V
4	No pin
5	Pwr Com
6	No pin
7	Bit 1 (MSB)
8	Bit 2
9	Bit 3
10	Bit 4
11	Bit 5
12	Bit 6
13	Bit 7
14	Bit 8
15	Bit 9
16	Bit 10
17	Bit 11
18	Bit 12
19	No pin
20	No pin
21	Bipolar Offset
22	Gain Adj
23	20 V
24	10V
2 5	Ref
26	Output
27	Sum JCT
28	Zero Adj

The 116000002 circuit module is a 12-bit binary digital-to-analog converter with an externally programmable output amplifier.

Pin Configuration Bottom View



Block Diagram



Power Supply DC/DC

Pin Designations


Pin No.

1 +5VDC Input
2 Input Return
3 +15VDC Output
4 Common Grd
5 -15VDC Output

Pin Configuration Bottom View

o 28 Analog Input o 26 Analog Ground o 24 Optional	KEY o Control In 10 Digital Ground 40 Analog Ground 60
0 17 Analog Output 0 15 Analog Ground	-15VDC 10 o Power Ground 12 o +15VDC 14 o

Block Diagram



Sample and Hold

Pin	Designations


Pin No.	
K	Key
1	Control In
2	No pin
3	No pin
4	Digital Ground
5	No pin
6	Analog Ground
7	No pin
8	No pin
9	No pin
10	-15VDC
11	No pin
12	Power Ground
13	No pin
14	+15VDC
15	Analog Ground
16	No pin
17	Analog Output
18	No pin
19	No pin
20	No pin
21	No pin
22	No pin
23	No pin
24	Offset (Grd)
25	No pin
26	Analog Ground
27	No pin

The 116000004 circuit module is a fast sample-and-hold device with low droop rate and overall accuracy compatible with 12-bit A/D conversion systems operating to 1/2LSB accuracy. This module accepts ± 10 volt data, a TTL/DTL and C/MOS compatible control signal, and requires ± 15 Vdc power.

Analog Input

28

Pin Configuration & Block Diagram Top View



D/A Converter

Pin Designations

Pin	
No.	
1	- 15 V
2	+15V
3	No pin
4	+Ref Out
5	Grd
6	No pin
7	Bit 1 (MSB)
8	No pin
9	Bit 2
10	No pin
11	Bit 3
12	No pin
13	Bit 4
14	Bit 5
15	Bit 6
16	Bit 7
17	No pin
18	Bit 8
19	No pin
20	No pin
21	Bit 9
22	No pin
23	Bit 10
24	Offset
25	-Ref Out
26	Out
27	Sum JCT
2 8	No pin

The 116000006 circuit module is a 10-bit binary, unipolar digital-to-analog converter with a built-in I.C. output amplifier.

	1210000Q1 to service whole or	ce DGC equipment on the express condition that the information in part, or used in whole or in part as the basis for manufact	n herein shall not be disclosed to others, and shall not be reproduced in ure or sale of items, without written permission.	121000035	ا ۱
	PART NUMBER REV 121-000001- 00 121-000002- 00 121-000004- 00 121-000005- 00 121-000006- 00 121-000007- 00 121-000010- 00 121-000011- 00 121-000012- 00 121-000012- 00 121-000015- 00	DESCRIPTION CRYSTAL 14.08 KC CRYSTAL 10 MC CRYSTAL 10 MC CRYSTAL 19.200 KC CRYSTAL 19.200 KC CRYSTAL 153.6 KC CRYSTAL 153.6 KC CRYSTAL 65.536 KC CRYSTAL 38.4 KC CRYSTAL 38.4 KC CRYSTAL 38.4 KC CRYSTAL 19.20 KC CRYSTAL 38.6 KC CRYSTAL 40 KC CRYSTAL 19.0 KC CRYSTAL 10.752 KC CRYSTAL 10.752 KC CRYSTAL 10.752 KC CRYSTAL 10.752 KC CRYSTAL 11.5 MHC CRYSTAL 11.5 MHC CRYSTAL 100 KC CRYSTAL 100 KC CRYSTAL 100 KC CRYSTAL 11.5 MHC CRYSTAL 100 KC CRYSTAL 1600 KC CRYSTAL 614.4 KC CRYSTAL 11.00 KC CRYSTAL 15.36 MHZ CRYSTAL 50 MHZ CRYSTAL 16.000 KHZ CRYSTAL 61912 MHZ CRYSTAL 6.912 MHZ CRYSTAL 6.912 MHZ CRYSTAL 6.912 MHZ CRYSTAL 3.685 MHZ 01030-006 CRYSTAL 20MHZ OSC K1114A CRYSTAL OSC 13.33MHZ			
2	XA.				

READERS COMMENT FORM

				panied by answers to the	Did you find the material:
and use to a qu please How () As () As	sefulm uestion explo did s an	ness of on is ain. you intr	four "no" use oduc for a	Ip us improve the quality publications. If your answer or requires qualification, this publication? tion to the subject. idvanced knowledge.	 Useful
() To () As () As	o ins s a s a	struc stude refer	t in a ent ir ence	about operating procedures. a class. a a class. manual.	We would appreciate any other comments; plea label each comment as an addition, deletion, cha
() To () As () As	o ins s a s a	struc stude refer	t in a ent ir ence	a class. a class. manual.	We would appreciate any other comments; plea label each comment as an addition, deletion, cha or error and reference page numbers where app
) To) As) As) Or	o ins s a s a ther	struc stud refer	t in a	a class. a a class. manual.	We would appreciate any other comments; plea label each comment as an addition, deletion, cha or error and reference page numbers where app
) To) As) As) Or	o ins s a s a ther	struc stud refer	t in a	a class. a a class. manual.	We would appreciate any other comments; plead label each comment as an addition, deletion, chas or error and reference page numbers where app. MENTS
) To) As) As) Or	o ins s a s a ther	struc stud refer	t in a	a class. a a class. manual.	We would appreciate any other comments; plead label each comment as an addition, deletion, chas or error and reference page numbers where app. MENTS
) To) As) As) Or	o ins s a s a ther	struc stud refer	t in a	a class. a a class. manual.	We would appreciate any other comments; plead label each comment as an addition, deletion, chas or error and reference page numbers where app. MENTS
) To) As) As	o ins s a s a ther	struc stud refer	t in a	a class. a a class. manual.	We would appreciate any other comments; plead label each comment as an addition, deletion, chas or error and reference page numbers where app. MENTS

From:

 Data General Corporation
ENGINEERING PUBLICATIONS
COMMENT FORM
DG-00935

FOLD DOWN

FIRST

FOLD DOWN

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL

Postage will be paid by:

DataGeneral

Southboro, Massachusetts 01772

FIRST CLASS PERMIT NO. 26 SOUTHBORO MASS. 01772



ATTENTION: Engineering Publications

FOLD UP

SECOND

FOLD UP